{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:40:00Z","timestamp":1729611600693,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/mixdes.2016.7529701","type":"proceedings-article","created":{"date-parts":[[2016,8,4]],"date-time":"2016-08-04T20:27:52Z","timestamp":1470342472000},"page":"62-67","source":"Crossref","is-referenced-by-count":2,"title":["Current conveyor macromodels for wideband RF circuit design"],"prefix":"10.1109","author":[{"given":"Mike","family":"Brinson","sequence":"first","affiliation":[]},{"given":"Vadim","family":"Kuznetsov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"2665","article-title":"Current mode signal processing circuits","author":"wilson","year":"1989","journal-title":"IEEE International Symposium on Circuits abd Systems Proceedings"},{"key":"ref11","first-page":"1","article-title":"Compact device modeling using Verilog-A and ADMS","volume":"35","author":"lemaitre","year":"2003","journal-title":"Electron Technology Internet Journal"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2003.1249872"},{"article-title":"QEP: Qucs schematic simulation with ngspice","year":"2015","author":"kuznetsov","key":"ref13"},{"key":"ref14","article-title":"Qucs: An introduction to the new simulation and compact device modelling features implemented in release 0.0.19\/0.0.19Src2 of the popular GPL circuit simulator","author":"brinson","year":"2015","journal-title":"MOS-AK ESSDERC\/ESSCIRC Workshop"},{"article-title":"Analogue IC design: the current-mode approach","year":"1998","author":"toumazou","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.702"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.676"},{"journal-title":"Qucs (Quite Universal Circuit Simulator)","year":"0","author":"brinson","key":"ref6"},{"year":"2009","key":"ref5","article-title":"Verilog-AMS Language Reference Manual. Version 2.3.1"},{"key":"ref8","first-page":"132","article-title":"A second generation current conveyor and its applications","volume":"ct 17","author":"smith","year":"1970","journal-title":"IEEE Trans Circuit Theory"},{"key":"ref7","first-page":"1368","article-title":"The Current Conveyor: A new circuit building block","volume":"576","author":"sedra","year":"1968","journal-title":"Proc IEEE"},{"key":"ref2","first-page":"352","article-title":"Macro-modelling of integrated circuit operational amplifiers","volume":"9","author":"bole","year":"1974","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref1","first-page":"7632","author":"connelly","year":"1992","journal-title":"Macromodeling with SPICE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/82.592570"}],"event":{"name":"2016 MIXDES - 23rd International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2016,6,23]]},"location":"Lodz, Poland","end":{"date-parts":[[2016,6,25]]}},"container-title":["2016 MIXDES - 23rd International Conference Mixed Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7523589\/7529685\/07529701.pdf?arnumber=7529701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,26]],"date-time":"2016-09-26T02:30:38Z","timestamp":1474857038000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7529701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mixdes.2016.7529701","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}