{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:48:05Z","timestamp":1725569285920},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/mixdes.2016.7529756","type":"proceedings-article","created":{"date-parts":[[2016,8,4]],"date-time":"2016-08-04T16:27:52Z","timestamp":1470328072000},"page":"321-325","source":"Crossref","is-referenced-by-count":2,"title":["Contribution to scaling of Vertical-Slit Field-Effect Transistor (VeSFET)"],"prefix":"10.1109","author":[{"given":"Andrzej","family":"Pfitzner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Beata","family":"Kowalska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"145","article-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration","author":"maly","year":"2011","journal-title":"Proc 18th Int Conf MIXDES"},{"year":"0","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/MIXDES.2014.6872210"},{"key":"ref6","first-page":"2007","article-title":"Sentaurus Device User Guide","year":"0","journal-title":"VCS of Synopsys"},{"key":"ref5","first-page":"151","article-title":"Vertical-Slit Field-Effect Transistor (VeSFET) - Design Space Exploration and DC Model","author":"pfitzner","year":"2011","journal-title":"Proc 18th Int Conf MIXDES"},{"key":"ref8","article-title":"N-channel Junction-less Vertical Slit Field-Effect Transistor (VeSFET): Fabrication-based Feasibility Assessment","author":"chen","year":"0","journal-title":"2012 Int Conf on Solid-State and Integrated Circuit (ICSIC 2012))"},{"key":"ref7","first-page":"121","article-title":"A Compact Model of VeSFET Capacitances","author":"kasprowicz","year":"2011"},{"key":"ref2","first-page":"8","article-title":"Complementary Vertical Slit Field Effect Transistors","author":"maly","year":"2008","journal-title":"Carnegie Mellon University Techreport No CSSI 08-02"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/LED.2011.2176309"},{"key":"ref1","article-title":"Integrated Circuit, Device, System, and Method of Fabrication","author":"maly","year":"2007","journal-title":"Patent Application WO 2007\/133775 A2"}],"event":{"name":"2016 MIXDES - 23rd International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2016,6,23]]},"location":"Lodz, Poland","end":{"date-parts":[[2016,6,25]]}},"container-title":["2016 MIXDES - 23rd International Conference Mixed Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7523589\/7529685\/07529756.pdf?arnumber=7529756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,25]],"date-time":"2016-09-25T22:31:04Z","timestamp":1474842664000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7529756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mixdes.2016.7529756","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}