{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:56:26Z","timestamp":1765356986858,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,8,30]],"date-time":"2021-08-30T00:00:00Z","timestamp":1630281600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,30]],"date-time":"2021-08-30T00:00:00Z","timestamp":1630281600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,8,30]]},"DOI":"10.1109\/mlcad52597.2021.9531156","type":"proceedings-article","created":{"date-parts":[[2021,9,9]],"date-time":"2021-09-09T20:48:55Z","timestamp":1631220535000},"page":"1-6","source":"Crossref","is-referenced-by-count":19,"title":["A Circuit Attention Network-Based Actor-Critic Learning Approach to Robust Analog Transistor Sizing"],"prefix":"10.1109","author":[{"given":"Yaguang","family":"Li","sequence":"first","affiliation":[{"name":"Texas A&M University,Dept. of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yishuang","family":"Lin","sequence":"additional","affiliation":[{"name":"Texas A&M University,Dept. of Computer Science and Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meghna","family":"Madhusudan","sequence":"additional","affiliation":[{"name":"University of Minnesota,Dept. of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arvind","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Minnesota,Dept. of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota,Dept. of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota,Dept. of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University,Dept. of Electrical and Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1156","article-title":"Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction","author":"louren\u00e7o","year":"2015","journal-title":"Proc DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268911"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218495"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218515"},{"article-title":"Continuous control with deep reinforcement learning","year":"2019","author":"lillicrap","key":"ref14"},{"article-title":"Semi-supervised classification with graph convolutional networks","year":"2016","author":"kipf","key":"ref15"},{"key":"ref16","first-page":"1","article-title":"Graph attention networks","author":"veli?kovi?","year":"2018","journal-title":"Proc ICLR"},{"key":"ref17","first-page":"4805","article-title":"Hierarchical graph representation learning with differentiable pooling","author":"ying","year":"2018","journal-title":"Proc NIPS"},{"key":"ref4","first-page":"1954","article-title":"An efficient bayesian optimization approach for automated optimization of analog circuits","volume":"65","author":"lyu","year":"2017","journal-title":"IEEE TCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.04.003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref5","first-page":"1","article-title":"Deep reinforcement learning for analog circuit sizing","author":"zhao","year":"2020","journal-title":"Proc ISCAS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref7","first-page":"1","article-title":"A customized graph neural network model for guiding analog IC placement","author":"li","year":"2020","journal-title":"Proc ICCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810742"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968645"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968647"}],"event":{"name":"2021 ACM\/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)","start":{"date-parts":[[2021,8,30]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2021,9,3]]}},"container-title":["2021 ACM\/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9531034\/9531069\/09531156.pdf?arnumber=9531156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:10:57Z","timestamp":1659485457000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9531156\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,30]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/mlcad52597.2021.9531156","relation":{},"subject":[],"published":{"date-parts":[[2021,8,30]]}}}