{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:40:56Z","timestamp":1760074856281,"version":"build-2065373602"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1109\/mlcad65511.2025.11189126","type":"proceedings-article","created":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:51:22Z","timestamp":1760032282000},"page":"1-21","source":"Crossref","is-referenced-by-count":0,"title":["GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification"],"prefix":"10.1109","author":[{"given":"Phuoc","family":"Pham","sequence":"first","affiliation":[{"name":"Technical University of Munich,Chair for Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Venkitaraman","sequence":"additional","affiliation":[{"name":"SonyAI,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Yu","family":"Hsieh","sequence":"additional","affiliation":[{"name":"SonyAI,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Bonetti","sequence":"additional","affiliation":[{"name":"SonyAI,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Uhlich","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Europe,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Markus","family":"Leibl","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Chair of Electronic Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Hofmann","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Chair for Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eisaku","family":"Ohbuch","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lorenzo","family":"Servadei","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Chair for Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Chair of Electronic Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Chair for Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3522738"},{"key":"ref2","first-page":"1","article-title":"Achieving analog layout integrity through learning and migration","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Po-Hung Lin"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116329"},{"key":"ref4","first-page":"1509","article-title":"Analog circuit topological feature extraction with unsupervised learning of new sub-structures","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Li"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.04.006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref7","first-page":"1","article-title":"A general approach for identifying hierarchical symmetry constraints for analog circuit layout","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Kunal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116513"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASID56930.2022.9996007"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3236269"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740256"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v39i1.32016"},{"article-title":"Gpt-4 technical report","year":"2023","author":"Achiam","key":"ref13"},{"article-title":"Llama: Open and efficient foundation language models","year":"2023","author":"Touvron","key":"ref14"},{"article-title":"Gemini: a family of highly capable multimodal models","year":"2023","author":"Team","key":"ref15"},{"key":"ref16","first-page":"24824","article-title":"Chain-of-thought prompting elicits reasoning in large language models","volume":"35","author":"Wei","year":"2022","journal-title":"Advances in neural information processing systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2024.emnlp-main.64"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/fllm63129.2024.10852426"},{"key":"ref19","first-page":"46534","article-title":"Self-refine: Iterative refinement with self-feedback","volume":"36","author":"Madaan","year":"2023","journal-title":"Advances in Neural Information Processing Systems"},{"article-title":"Chipnemo: Domain-adapted llms for chip design","year":"2023","author":"Liu","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v39i1.32007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"article-title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","year":"2023","author":"Thorat","key":"ref23"},{"article-title":"Schemato\u2013An LLM for Netlist-to-Schematic Conversion","year":"2024","author":"Matsuo","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/iseda65950.2025.11100627"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE62042.2024.10792717"},{"key":"ref27","first-page":"N7","article-title":"Machine learning based structure recognition in analog schematics for constraints generation","volume":"6","author":"Patel","year":"2021","journal-title":"Mirror"},{"key":"ref28","article-title":"What\u2019s Wrong with Your Code Generated by Large Language Models?","author":"Dou","year":"2024","journal-title":"An Extensive Study"},{"article-title":"Beyond instruction following: Evaluating inferential rule following of large language models","year":"2024","author":"Sun","key":"ref29"},{"key":"ref30","article-title":"acst: Analog Circuit Synthesis Tool","volume-title":"Developed at Chair of Electronic Design Automation","author":"Abel","year":"2021"},{"issue":"5","key":"ref31","first-page":"6","article-title":"Introducing meta llama 3: The most capable openly available llm to date","volume":"2","author":"Meta","year":"2024","journal-title":"Meta AI"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-025-09422-z"},{"volume-title":"GPT-4.1","year":"2024","key":"ref33"},{"volume-title":"Gemini 2.5: Our most intelligent AI model","year":"2025","key":"ref34"},{"volume-title":"Grok 3 Beta \u2014 The Age of Reasoning Agents","year":"2025","key":"ref35"},{"journal-title":"Anygraph: Graph foundation model in the wild","year":"2024","author":"Xia","key":"ref36"},{"volume-title":"AnyGraph: Graph Foundation Model in the Wild","year":"2024","author":"Huang","key":"ref37"}],"event":{"name":"2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","start":{"date-parts":[[2025,9,8]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2025,9,10]]}},"container-title":["2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11189084\/11189054\/11189126.pdf?arnumber=11189126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:09:19Z","timestamp":1760072959000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11189126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/mlcad65511.2025.11189126","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]}}}