{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:07:11Z","timestamp":1781885231877,"version":"3.54.5"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1109\/mlcad65511.2025.11189178","type":"proceedings-article","created":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:51:22Z","timestamp":1760032282000},"page":"1-10","source":"Crossref","is-referenced-by-count":4,"title":["LASSO: LLM-Aided Security Property Generation for Assertion-based SoC Verification"],"prefix":"10.1109","author":[{"given":"Dinesh Reddy","family":"Ankireddy","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudipta","family":"Paria","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aritra","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Hardware Security: A Hands-on Learning Approach","author":"Bhunia","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref3","article-title":"Synfuzz: Leveraging fuzzing of netlist to detect synthesis bugs","author":"Saravanan","year":"2025"},{"key":"ref4","article-title":"Hypfuzz: formal-assisted processor fuzzing","volume-title":"Proceedings of the 32nd USENIX Conference on Security Symposium, ser. SEC \u201923","author":"Chen"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3660393"},{"key":"ref6","article-title":"Using LLMs to Facilitate Formal Verification of RTL","author":"Orenes-Vera","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2024.3447691"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022781"},{"key":"ref11","article-title":"Unlocking Hardware Security Assurance: The Potential of LLMs","author":"Meng","year":"2023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740198"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179420"},{"key":"ref14","article-title":"Fixing Hardware Security Bugs with Large Language Models","author":"Ahmad","year":"2023"},{"key":"ref15","article-title":"DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection","author":"Paria","year":"2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48153-2_8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63166-6_28"},{"key":"ref18","article-title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","author":"Liu","year":"2024"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546729"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/access.2024.3427369"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia62949.2024.10651860"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/date64628.2025.10992720"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545407"}],"event":{"name":"2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","location":"Santa Cruz, CA, USA","start":{"date-parts":[[2025,9,8]]},"end":{"date-parts":[[2025,9,10]]}},"container-title":["2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11189084\/11189054\/11189178.pdf?arnumber=11189178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:23:26Z","timestamp":1760073806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11189178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/mlcad65511.2025.11189178","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]}}}