{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:33:16Z","timestamp":1780673596144,"version":"3.54.1"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1109\/mlcad65511.2025.11189208","type":"proceedings-article","created":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:51:22Z","timestamp":1760032282000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA"],"prefix":"10.1109","author":[{"given":"Weihua","family":"Xiao","sequence":"first","affiliation":[{"name":"NYU Tandon School of Engineering,Brooklyn,NY,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Derek","family":"Ekberg","sequence":"additional","affiliation":[{"name":"NYU Tandon School of Engineering,Brooklyn,NY,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[{"name":"NYU Tandon School of Engineering,Brooklyn,NY,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"NYU Tandon School of Engineering,Brooklyn,NY,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref2","first-page":"1","article-title":"Ieee standard for systemverilog\u2013unified hardware design, specification, and verification language","year":"2018","journal-title":"IEEE Std 1800\u20132017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3565801"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/systems12100390"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00130"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697756"},{"key":"ref8","article-title":"SpecToSVA: Circuit specification document to systemverilog assertion translation","volume-title":"Second Document Intelligence Workshop at KDD","author":"Parthasarathy"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656255"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0334"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-31095-0_6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-37703-7_18"},{"key":"ref13","article-title":"Spec2Assertion: Automatic pre-RTL assertion generation using large language models with progressive regularization","author":"Wu","year":"2025"},{"key":"ref14","article-title":"Automatic high-quality verilog assertion generation through subtask-focused fine-tuned LLMs and iterative prompting","author":"Shahidzadeh","year":"2024"},{"key":"ref15","first-page":"1","article-title":"Ieee standard for systemverilog\u2013unified hardware design, specification, and verification language","year":"2024","journal-title":"IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)"},{"key":"ref16","first-page":"9459","article-title":"Retrieval-augmented generation for knowledge-intensive NLP tasks","author":"Lewis","year":"2020","journal-title":"Advances in neural information processing systems"},{"key":"ref17","first-page":"22","article-title":"LLM-based and retrieval-augmented control code generation","volume-title":"International Workshop on Large Language Models for Code","author":"Koziolek"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2024.findings-acl.372"},{"key":"ref19","article-title":"Improving retrieval for RAG based question answering models on financial documents","author":"Setty","year":"2024"},{"key":"ref20","article-title":"Toward conversational agents with context and time sensitive long-term memory","author":"Alonso","year":"2024"},{"key":"ref21","article-title":"ChunkRAG: Novel LLM-chunk filtering method for rag systems","author":"Singh","year":"2024"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2025.acl-long.131"},{"key":"ref23","article-title":"Don\u2019t forget to connect! improving rag with graph-based reranking","author":"Dong","year":"2024"},{"key":"ref24","article-title":"AssertionBench: A benchmark to evaluate large-language models for assertion generation","author":"Vaishnavi","year":"2025"},{"key":"ref25","article-title":"FVEval: Understanding language model capabilities in formal verification of digital hardware","author":"Minwoo","year":"2024"},{"key":"ref26","article-title":"Cadence JasperGold Formal Verification Platform","author":"Systems","year":"2023"},{"key":"ref27","article-title":"Qwen2. 5-coder technical report","author":"Hui","year":"2024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2024.acl-demos.38"}],"event":{"name":"2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","location":"Santa Cruz, CA, USA","start":{"date-parts":[[2025,9,8]]},"end":{"date-parts":[[2025,9,10]]}},"container-title":["2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11189084\/11189054\/11189208.pdf?arnumber=11189208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:09:49Z","timestamp":1760072989000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11189208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/mlcad65511.2025.11189208","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]}}}