{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T06:11:01Z","timestamp":1760076661996,"version":"build-2065373602"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1109\/mlcad65511.2025.11189209","type":"proceedings-article","created":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:51:22Z","timestamp":1760032282000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["A Hybrid Optimization Framework for Power-Efficient Pulsed Latch Utilization in Clock Networks"],"prefix":"10.1109","author":[{"given":"Yuntao","family":"Lu","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dehua","family":"Liang","sequence":"additional","affiliation":[{"name":"Huawei Design Automation Lab,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siting","family":"Liu","sequence":"additional","affiliation":[{"name":"Huawei Design Automation Lab,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhao","family":"Ji","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuanqi","family":"Chen","sequence":"additional","affiliation":[{"name":"Huawei Design Automation Lab,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xia","family":"Lin","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies Co. Ltd.,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinlei","family":"Lu","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies Co. Ltd.,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weihua","family":"Sheng","sequence":"additional","affiliation":[{"name":"Huawei Design Automation Lab,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993601"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055179"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560520"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2234828"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681578"},{"key":"ref6","first-page":"280","article-title":"Pulsed-Latch Aware Placement for Timing-Integrity Optimization","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Chuang"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160944"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105397"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2206592"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252211"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105310"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697730"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578926"},{"article-title":"Semi-Supervised Classification with Graph Convolutional Networks","year":"2016","author":"Kipf","key":"ref15"},{"key":"ref16","first-page":"16 508","article-title":"On Joint Learning for Solving Placement and Routing in Chip Design","volume-title":"Annual Conference on Neural Information Processing Systems (NIPS)","volume":"34","author":"Cheng"},{"key":"ref17","first-page":"26 350","article-title":"The Policy-Gradient Placement and Generative Routing Neural Networks for Chip Design","volume-title":"Annual Conference on Neural Information Processing Systems (NIPS)","volume":"35","author":"Cheng"},{"key":"ref18","first-page":"24 019","article-title":"MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning","volume-title":"Annual Conference on Neural Information Processing Systems (NIPS)","volume":"35","author":"Lai"},{"key":"ref19","first-page":"18 346","article-title":"Chipformer: Transferable Chip Placement via Offline Decision Transformer","volume-title":"International Conference on Machine Learning (ICML)","author":"Lai"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/nature14236"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9377-9"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2013.6509621"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419801"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2010.2041012"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1126\/science.153.3731.34"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/608362"},{"key":"ref28","first-page":"2071","article-title":"Proximal Policy Optimization Algorithms","volume-title":"International Conference on Machine Learning (ICML)","author":"Schulman"},{"year":"2012","key":"ref29","article-title":"Flute3: An Open-Source Rectilinear Minimal Tree Algorithm with UFRGS Improvements"},{"article-title":"PyFlute3: An Open-Source Rectilinear Minimal Tree Algorithm with UFRGS Improvements with Python Interfaces","year":"2025","author":"Lu","key":"ref30"}],"event":{"name":"2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","start":{"date-parts":[[2025,9,8]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2025,9,10]]}},"container-title":["2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11189084\/11189054\/11189209.pdf?arnumber=11189209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:28:14Z","timestamp":1760074094000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11189209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/mlcad65511.2025.11189209","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]}}}