{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:42:31Z","timestamp":1760074951998,"version":"build-2065373602"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T00:00:00Z","timestamp":1757289600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,8]]},"DOI":"10.1109\/mlcad65511.2025.11189231","type":"proceedings-article","created":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:51:22Z","timestamp":1760032282000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["HR<sup>2<\/sup>: A PVT Aware Hierarchical RL Based Sizing Framework for Robust Analog Circuit Design"],"prefix":"10.1109","author":[{"given":"Jaeheon","family":"Jung","sequence":"first","affiliation":[{"name":"Korea University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongwoo","family":"Lew","sequence":"additional","affiliation":[{"name":"Korea University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jangseok","family":"Yu","sequence":"additional","affiliation":[{"name":"Korea University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[{"name":"Korea University,Seoul,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/date48585.2020.9116366"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3121263"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/date51398.2021.9474253"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/date.2018.8342092"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.procir.2015.01.033"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/date48585.2020.9116200"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218757"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586087"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3551901.3556487"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3661850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11132461"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2002.808305"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2018.2860929"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586139"},{"key":"ref15","first-page":"70","article-title":"APOSTLE: Asynchronously Parallel Optimization for Sizing Analog Transistors using DNN Learning","volume-title":"2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Budak"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-8614-3_16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/case59546.2024.10711718"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-022-10299-x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3453160"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/a:1025696116075"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1613\/jair.639"},{"key":"ref22","article-title":"Scalable Global Optimization via Local Bayesian Optimization","volume-title":"Advances in Neural Information Processing Systems","author":"Eriksson","year":"2019"},{"key":"ref23","article-title":"Actor-Critic Algorithms","volume-title":"Advances in Neural Information Processing Systems","author":"Konda","year":"1999"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.32657\/10356\/90191"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.1989.572629"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/mssc.2015.2418155"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2960485"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2920630"},{"key":"ref29","article-title":"6f2 dram array, a dram array formed on a semiconductive substrate, a method of forming memory cells in a 6f2 dram array and a method of isolating a single row of memory cells in a 6f2 dram array","volume-title":"US6545904B2","author":"Tran","year":"2003"}],"event":{"name":"2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","start":{"date-parts":[[2025,9,8]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2025,9,10]]}},"container-title":["2025 ACM\/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11189084\/11189054\/11189231.pdf?arnumber=11189231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:13:45Z","timestamp":1760073225000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11189231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,8]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/mlcad65511.2025.11189231","relation":{},"subject":[],"published":{"date-parts":[[2025,9,8]]}}}