{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T06:10:12Z","timestamp":1742019012516,"version":"3.38.0"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2002,5]]},"DOI":"10.1109\/mm.2002.1013303","type":"journal-article","created":{"date-parts":[[2002,10,18]],"date-time":"2002-10-18T21:39:07Z","timestamp":1034977147000},"page":"41-51","source":"Crossref","is-referenced-by-count":6,"title":["Learning hardware using multiple-valued logic - Part 1: introduction and approach"],"prefix":"10.1109","volume":"22","author":[{"given":"M.","family":"Perkowski","sequence":"first","affiliation":[]},{"given":"D.","family":"Foote","sequence":"additional","affiliation":[]},{"family":"Qihong Chen","sequence":"additional","affiliation":[]},{"given":"A.","family":"Al-Rabadi","sequence":"additional","affiliation":[]},{"given":"L.","family":"Jozwiak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810640"},{"key":"ref2","first-page":"377","article-title":"A SAT Solver Using Reconfigurable Hardware and Virtual Logic","volume-title":"SAT2000, Highlights of Satisfiability Research in the Year 2000, Frontiers in Artificial Intelligence and Applications","author":"Abramovici"},{"volume-title":"On Acceleration of Logic Synthesis Algorithms Using FPGA-Based Reconfigurable Coprocessors, tech. report TR 970010, Computer Science Dept., Univ. of California, Los Angeles","year":"1997","author":"Cong","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iecon.1992.254401"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1007\/978-3-7091-7533-0_64","article-title":"Evolvable Hardware: Genetic Programming of a Darwin Machine","volume-title":"Artificial Nets and Genetic Algorithms","author":"DeGaris","year":"1993"},{"volume-title":"CAM-Brain Machine (CBM) FPGA Design;","author":"De Garis","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0096-3003(99)00161-7"},{"issue":"1259","key":"ref8","volume-title":"Proc. st Int\u2019l Conf. Evolvable Systems, Lecture Notes in Computer Science","author":"Higuchi","year":"1997"},{"key":"ref9","first-page":"519","article-title":"Evolution and Learning for Digital Circuit Design","volume-title":"Proc. Genetic and Evolutionary Computation Conf. (GECCO)","author":"Nicholson","year":"2000"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EH.1999.785444"},{"key":"ref11","first-page":"133","article-title":"Systolic Architecture for the Logic Design Machine","volume-title":"Proc. IEEE\/ACM Int\u2019l Conf. Computer Aided Design (ICCAD)","author":"Perkowski","year":"1985"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1992.186805"},{"key":"ref13","first-page":"41","article-title":"Software-Hardware Codesign Approach to Generalized Zakrevskij Staircase Method for Exact Solutions of Arbitrary Canonical and Non-Canonical Expressions in Galois Logic","volume-title":"Booklet of 6th Int\u2019 Workshop Post-Binary ULSI Systems","author":"Perkowski","year":"1997"},{"key":"ref14","first-page":"33","article-title":"Architecture of a Programmable FPGA Coprocessor for Constructive Induction Approach to Machine Learning and other Discrete Optimization Problems","volume-title":"Reconfigurable Architectures. High Performance by Configware","author":"Perkowski","year":"1997"},{"key":"ref15","first-page":"74","article-title":"The Decomposition of Switching Functions","volume":"29","author":"Ashenhurst","year":"1959"},{"article-title":"A New Approach to the Design of Switching Circuits","year":"1962","author":"Curtis","key":"ref16"},{"issue":"63","key":"ref17","first-page":"38","article-title":"Inductive Inference of VL Decision Rules","author":"Michalski","year":"1977","journal-title":"ACM SIGART Newsletter"},{"article-title":"Machine Learning and Data Mining: Methods and Applications","year":"1998","author":"Michalski","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-011-3534-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-3774-7"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1998.679330"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1998.679331"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.863648"},{"key":"ref24","first-page":"1","article-title":"Exact Graph Coloring for Functional Decomposition: Do We Need it?","volume-title":"Proc. 3rd Int\u2019l Workshop Boolean Problems","author":"Malvi","year":"1998"},{"key":"ref25","first-page":"91","article-title":"Pattern Theory: An Engineering Paradigm for Algorithm Design","volume-title":"tech. report WL-TR","author":"Ross","year":"1991"},{"article-title":"Representation of Boolean Functions","year":"1996","author":"Sasao","key":"ref26"},{"article-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"Demicheli","key":"ref27"},{"article-title":"Logic Design of Digital Systems","year":"1971","author":"Dietmeyer","key":"ref28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/c2013-0-11888-0"},{"key":"ref30","first-page":"107","article-title":"Machine Learning in the Next Five Years","volume-title":"Proc. 3rd European Working Session on Learning(EWSL)","author":"Michie","year":"1988"},{"key":"ref31","first-page":"615","article-title":"PALMINI-Fast Boolean Minimize rfor Personal Computers","volume-title":"Proc. IEEE\/ACM 24th Design Automation Conf","author":"Nguyen","year":"1987"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601367"},{"key":"ref33","first-page":"102","article-title":"Application of ESOP Minimization in Machine Learning and Knowledge Discovery","volume-title":"Proc. 2nd Workshop Applications of Reed-Muller Expansion in Circuit Design","author":"Perkowski","year":"1995"},{"key":"ref34","first-page":"362","article-title":"Minimization of Generalized Reed-Muller Forms with Genetic Operators","volume-title":"Proc. Genetic Programming","author":"Dill","year":"1997"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00060-6"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.1997.620386"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/s1383-7621(02)00094-2"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009076"},{"key":"ref39","article-title":"Learning Concept Hierarchies from Examples by Function Decomposition","volume-title":"tech. report, Dept. Intelligent Systems","author":"Zupan","year":"1996"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2002.1011086"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781316"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JRA.1986.1087032"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230099"},{"key":"ref45","first-page":"713","article-title":"HART: A Hardware for Logic Minimization and Verification","volume-title":"Proc. IEEE Int\u2019l Conf. Computer Design(ICCD)","author":"Sasao","year":"1985"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/43.494702"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/362384.362685"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00039-4"},{"article-title":"Realization of a Universal Cube Calculus Machine in DECPeRLe-1 FPGA Emulator","year":"1998","author":"Chen","key":"ref49"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76956"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.15760\/etd.6587"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/21821\/01013303.pdf?arnumber=1013303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:31:41Z","timestamp":1742016701000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1013303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,5]]},"references-count":50,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,5]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2002.1013303","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2002,5]]}}}