{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:25:00Z","timestamp":1761611100768,"version":"3.38.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/mm.2002.1044296","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"16-23","source":"Crossref","is-referenced-by-count":162,"title":["Chain: a delay-insensitive chip area interconnect"],"prefix":"10.1109","volume":"22","author":[{"given":"J.","family":"Bainbridge","sequence":"first","affiliation":[]},{"given":"S.","family":"Furber","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1s","doi-asserted-by":"publisher","DOI":"10.1109\/wcadm.1995.514642"},{"key":"ref2s","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref3s","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref4s","doi-asserted-by":"publisher","DOI":"10.1109\/async.2000.836999"},{"key":"ref5s","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666491"},{"key":"ref1","first-page":"684","article-title":"Route Packets, Not Wires: On-Chip Interconnection Networks","volume-title":"Proc. Design and Automation Conf. (DAC)","author":"Dally","year":"2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000297"},{"volume-title":"Circuits, Interconnections, and Packaging for VLSI","year":"1990","author":"Bakoglu","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666491"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670845"},{"key":"ref6","article-title":"System Timing","volume-title":"VLSI Systems","author":"Seitz","year":"1980"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"volume-title":"Open Core Protocol Specification, OCP International Partnership (OCP-IP), Portland, Ore.","year":"2002","key":"ref8"},{"volume-title":"Advanced Microcontro\/\/er Bus Architecture (AMBA) Specification Rev. 2.0, ARM Ltd., document no. IHI-0011A, May 1999","year":"2002","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0189-5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000310"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/22379\/01044296.pdf?arnumber=1044296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:17:54Z","timestamp":1742015874000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1044296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":16,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,9]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2002.1044296","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}