{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:55Z","timestamp":1759146655570,"version":"3.38.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/mm.2002.1044299","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"46-55","source":"Crossref","is-referenced-by-count":79,"title":["A scalable high-performance computing solution for networks on chips"],"prefix":"10.1109","volume":"22","author":[{"given":"M.","family":"Forsell","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"s1ref1","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804339"},{"volume-title":"Practical PRAM Programming","year":"2000","author":"Keller","key":"s1ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"issue":"9","key":"ref4","first-page":"1037","article-title":"MTAC: A Multithreaded VLIW Architecture for PRAM Simulation","volume":"3","author":"Forsell","year":"1997","journal-title":"J. Universal Computer Science"},{"key":"ref5","first-page":"1","article-title":"Memory Module Structures for Shared Memory Simulation","volume-title":"Proc. Int\u2019l Conf. Advances in Infrastructure for Electronic Business, Science, and Education on the Internet, Scuola Superiore G. Reiss Romoli (SSGRR)","author":"Forsell"},{"issue":"1","key":"ref6","first-page":"150","article-title":"Cacheless Instruction Fetch Mechanism for Multithreaded Processors","volume":"1","author":"Forsell","year":"2002","journal-title":"World Scientific and Eng. Academy and Soc. (WSEAS) Trans. Comm."},{"volume-title":"Practical PRAM Programming","year":"2000","author":"Keller","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539791194094"},{"key":"ref9","article-title":"Studies on the Realization of PRAM","volume-title":"diss. 3, Turku Centre for Computer Science","author":"Lepp\u00e4nen","year":"1996"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/22379\/01044299.pdf?arnumber=1044299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:18:00Z","timestamp":1742015880000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1044299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":11,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,9]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2002.1044299","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}