{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:03:49Z","timestamp":1742097829613,"version":"3.38.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/mm.2002.1044302","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"82-92","source":"Crossref","is-referenced-by-count":19,"title":["Efficient construction of aliasing-free compaction circuitry"],"prefix":"10.1109","volume":"22","author":[{"given":"O.","family":"Sinanoglu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Orailoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1s","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref2s","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.1987.1270273"},{"key":"ref3s","doi-asserted-by":"publisher","DOI":"10.1109\/12.545969"},{"key":"ref4s","doi-asserted-by":"publisher","DOI":"10.1109\/12.736427"},{"key":"ref5s","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670851"},{"key":"ref6s","doi-asserted-by":"publisher","DOI":"10.1109\/43.703941"},{"key":"ref7s","doi-asserted-by":"publisher","DOI":"10.1109\/43.543772"},{"key":"ref8s","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966670"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378388"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966670"},{"key":"ref3","first-page":"677","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","volume-title":"Proc. IEEE Int\u2019l Symp. Circuits and Systems (ISCAS 85)","author":"Brglez","year":"1985"},{"key":"ref4","article-title":"On the Generation of Test Patterns for Combinational Circuits","author":"Lee","year":"1993","journal-title":"tech. report 12-93"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.736427"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670851"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.703941"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.543772"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/22379\/01044302.pdf?arnumber=1044302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:18:04Z","timestamp":1742015884000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1044302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":16,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,9]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2002.1044302","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}