{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T20:26:47Z","timestamp":1761596807368,"version":"3.38.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1109\/mm.2003.1196115","type":"journal-article","created":{"date-parts":[[2003,5,2]],"date-time":"2003-05-02T18:30:27Z","timestamp":1051900227000},"page":"56-65","source":"Crossref","is-referenced-by-count":146,"title":["Hyperthreading technology in the netburst microarchitecture"],"prefix":"10.1109","volume":"23","author":[{"given":"D.","family":"Koufaty","sequence":"first","affiliation":[]},{"given":"D.T.","family":"Marr","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"282","article-title":"Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing","volume-title":"Proc. 27th Ann. Int\u2019l Symp. Computer Architecture (ISCA 00)","author":"Barroso","year":"2000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.612253"},{"key":"ref3","article-title":"HP\u2019s Mako Processor","volume-title":"Microprocessor Forum","author":"Johnson","year":"2001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255132"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476822"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.932535"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134498"},{"key":"ref9","first-page":"392","article-title":"Simultaneous Multithreading: Maximizing On-Chip Parallelism","volume-title":"Proc. 22nd Ann. Int\u2019l Symp. Computer Architecture (ISCA 95)","author":"Tullsen","year":"1995"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"volume-title":"Intel Pentium 4 Processor Optimization Reference Manual","key":"ref11"},{"issue":"1","key":"ref12","article-title":"Hyperthreading Technology Architecture and Microarchitecture","volume-title":"Intel Technology J.","volume":"6","author":"Marr","year":"2002"},{"key":"ref13","article-title":"The Microarchitecture of the Pentium 4 Processor","volume-title":"Intel Technology J. 1st quarter","author":"Hinton","year":"2001"},{"issue":"244472","key":"ref14","volume-title":"IA-32 Intel Architecture Software Developer\u2019s Manual","volume":"3","year":"2001"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/26907\/01196115.pdf?arnumber=1196115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:15:04Z","timestamp":1742102104000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1196115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2003,3]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2003.1196115","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}