{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:40:02Z","timestamp":1742100002317,"version":"3.38.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1109\/mm.2003.1225965","type":"journal-article","created":{"date-parts":[[2003,9,11]],"date-time":"2003-09-11T19:12:07Z","timestamp":1063307527000},"page":"32-42","source":"Crossref","is-referenced-by-count":5,"title":["A programmable stat machine architecture for packet processing"],"prefix":"10.1109","volume":"23","author":[{"family":"Wangyang Lai","sequence":"first","affiliation":[]},{"family":"Chin-Tau Lea","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","article-title":"IBM PowerNP"},{"key":"ref2","article-title":"Intel IXP1200 Network Processor"},{"key":"ref3","article-title":"Net Processor Makers Race Toward 10-Gbit\/s Goal","volume-title":"EE Times","author":"Gwennap","year":"2000"},{"key":"ref4","article-title":"SiPs Enable New Network Processors","volume-title":"EE Times","author":"Sherman","year":"2001"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/HPSR.2001.923669","article-title":"A Network Processor Architecture for Flexible QoS Control in Very High-Speed Line Interfaces","volume-title":"Proc. 2001 IEEE Workshop on High Performance Routing and Switching;","author":"Shimonishi"},{"key":"ref6","article-title":"Application of Programmable Multithreaded Network Processor Architecture to OC-192 Packet Forwarding","volume-title":"Lexra Corp","author":"Alexander","year":"2001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915058"},{"journal-title":"Computer Organization and Design: The Hardware\/Software Interface, Morgan Kaufmann","year":"1997","author":"Hennessy","key":"ref8"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/27520\/01225965.pdf?arnumber=1225965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:25:39Z","timestamp":1742099139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1225965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":8,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2003,7]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2003.1225965","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}