{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:49:51Z","timestamp":1763725791118,"version":"3.38.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/mm.2003.1261385","type":"journal-article","created":{"date-parts":[[2004,1,22]],"date-time":"2004-01-22T20:17:06Z","timestamp":1074802626000},"page":"36-45","source":"Crossref","is-referenced-by-count":60,"title":["Scalable vector processors for embedded systems"],"prefix":"10.1109","volume":"23","author":[{"given":"C.E.","family":"Kozyrakis","sequence":"first","affiliation":[]},{"given":"D.A.","family":"Patterson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"ref2","first-page":"260","article-title":"Vector Instruction Set Support for Conditional Operations","volume-title":"Proc. 27th Int\u2019l Symp. ComputerArchitecture (ISCA 2000)","author":"Smith","year":"2000"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176257"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854395"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859664"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824366"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/357401.357403"},{"key":"ref10","article-title":"Clustered Instruction-Level Parallel Processors","volume-title":"tech. report HPL-98-204","author":"Fisher","year":"1998"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/28194\/01261385.pdf?arnumber=1261385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:10:24Z","timestamp":1742101824000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":10,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2003,11]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2003.1261385","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}