{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:06:37Z","timestamp":1763467597964,"version":"3.38.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/mm.2003.1261386","type":"journal-article","created":{"date-parts":[[2004,1,22]],"date-time":"2004-01-22T20:17:06Z","timestamp":1074802626000},"page":"46-51","source":"Crossref","is-referenced-by-count":41,"title":["Exploiting ILP, TLP, and DLP with the polymorphous trips architecture"],"prefix":"10.1109","volume":"23","author":[{"given":"K.","family":"Sankaralingam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Nagarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Haiming Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Changkyu Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jaehyuk Huh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Burger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Moore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566461"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"ref7","first-page":"392","article-title":"Simultaneous Multithreading: Maximizing On-Chip Parallelism","volume-title":"Proc. 22th Int\u2019l Symp. Computer Architecture (ISCA 95)","author":"Tullsen","year":"1995"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003586"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854387"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253204"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/28194\/01261386.pdf?arnumber=1261386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:34:27Z","timestamp":1742099667000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":10,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2003.1261386","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}