{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:07:47Z","timestamp":1742184467936,"version":"3.38.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/mm.2003.1261395","type":"journal-article","created":{"date-parts":[[2004,1,22]],"date-time":"2004-01-22T20:17:06Z","timestamp":1074802626000},"page":"117-125","source":"Crossref","is-referenced-by-count":19,"title":["Transactional execution: toward reliable, high-performance multithreading"],"prefix":"10.1109","volume":"23","author":[{"given":"R.","family":"Rajwar","sequence":"first","affiliation":[]},{"given":"J.","family":"Goodman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"refs1","first-page":"144","article-title":"The Transaction Concept: Virtues and Limitations","volume-title":"Proc. Int\u2019l Conf. Very Large Databases","author":"Gray","year":"1981"},{"key":"refs2","doi-asserted-by":"publisher","DOI":"10.1145\/360363.360369"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605399"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991127"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.82.0087"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808203"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68188"},{"key":"ref6","first-page":"170","article-title":"The Performance Implications of Spin-Waiting Alternatives for Shared-Memory Multiprocessors","volume-title":"Proc. Int\u2019l Conf. Parallel Processing","volume":"II","author":"Anderson","year":"1989"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106999"},{"key":"ref8","first-page":"355","article-title":"Two Techniques to Enhance the Performance of Memory Consistency Models","volume-title":"Proc. Int\u2019l Conf. Parallel Processing","author":"Gharachorloo","year":"1991"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605400"},{"key":"ref10","first-page":"170","article-title":"Efficient Synchronization: Let Them Eat QOLB","volume-title":"Proc. Int\u2019l Symp. Computer Architecture (ISCA 97)","author":"Burger","year":"1997"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/114005.102808"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/88.260295"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605399"},{"key":"ref15","article-title":"Atomic Transactional Execution in Hardware: A New High-Performance Abstraction for Databases","volume-title":"Int\u2019l Workshop High-Performance Transaction Systems","author":"Rajwar","year":"2003"}],"container-title":["IEEE Micro"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/40\/28194\/01261395.pdf?arnumber=1261395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:11:03Z","timestamp":1742101863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":17,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2003,11]]}},"URL":"https:\/\/doi.org\/10.1109\/mm.2003.1261395","relation":{},"ISSN":["0272-1732"],"issn-type":[{"type":"print","value":"0272-1732"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}