{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T12:19:12Z","timestamp":1765887552501,"version":"3.40.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/mm.2013.74","type":"journal-article","created":{"date-parts":[[2013,8,8]],"date-time":"2013-08-08T18:02:39Z","timestamp":1375984959000},"page":"40-48","source":"Crossref","is-referenced-by-count":30,"title":["Implications of the Power Wall: Dim Cores and Reconfigurable Logic"],"prefix":"10.1109","volume":"33","author":[{"given":"Liang","family":"Wang","sequence":"first","affiliation":[]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"365","article-title":"Dark Silicon and the End of Multicore Scaling","volume-title":"Proc. 38th Ann. Int\u2019l Symp. Computer Architecture (ISCA 11), ACM","author":"Esmaeilzadeh","year":"2011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.42"},{"key":"ref4","first-page":"1131","article-title":"Is Dark Silicon Useful?: Harnessing The Four Horsemen of the Coming Dark Silicon Apocalypse","volume-title":"Proc. 49th Ann. Design Automation Conf. (DAC 12), ACM","author":"Taylor","year":"2012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176970"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118319"},{"key":"ref11","first-page":"469","article-title":"McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures","volume-title":"Proc. 42nd Ann. IEEE\/ACM Int\u2019l Symp. Microarchitecture, IEEE CS","author":"Li","year":"2009"},{"key":"ref12","first-page":"13","volume-title":"Dark vs. Dim Silicon and Near-Threshold Computing Extended Results, tech. report UVA-CS-pp","author":"Wang","year":"2013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref16","first-page":"365","article-title":"Dark Silicon and the End of Multicore Scaling","volume-title":"Proc. 38th Ann. Int\u2019l Symp. Computer Architecture (ISCA 11)","author":"Esmaeilzadeh"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.42"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref20","article-title":"Acceleration Targets: A Study of Popular Benchmark Suites","volume-title":"Proc. Dark Silicon Workshop","author":"Wu","year":"2012"},{"key":"ref21","article-title":"Analytical Latency-Throughput Model of Future Power Constrained Multicore Processors","volume-title":"Proc. Workshop Energy-Efficient Design","author":"Tseng","year":"2012"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.3"},{"key":"ref23","article-title":"Navigo: An Early-Stage Model to Study Power-Constrained Architectures and Specialization","volume-title":"Proc. 5th Ann. Workshop Modeling, Benchmarking, and Simulation (MoBS 09)","author":"Hempstead","year":"2009"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/6629996\/06576752.pdf?arnumber=6576752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T05:00:31Z","timestamp":1742360431000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6576752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mm.2013.74","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"type":"print","value":"0272-1732"},{"type":"electronic","value":"1937-4143"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}