{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T23:19:23Z","timestamp":1768432763001,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/mm.2017.3211105","type":"journal-article","created":{"date-parts":[[2017,8,21]],"date-time":"2017-08-21T18:10:24Z","timestamp":1503339024000},"page":"10-18","source":"Crossref","is-referenced-by-count":35,"title":["Heterogeneous Computing Meets Near-Memory Acceleration and High-Level Synthesis in the Post-Moore Era"],"prefix":"10.1109","volume":"37","author":[{"given":"Nam Sung","family":"Kim","sequence":"first","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jinjun","family":"Xiong","sequence":"additional","affiliation":[]},{"given":"Wen-mei W.","family":"Hwu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref10","first-page":"161","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"0","journal-title":"Proc Int Symp Field-Programmable Gate Arrays"},{"key":"ref6","article-title":"Chame-leon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems","author":"asghari-moghaddam","year":"0","journal-title":"Proc IEEE\/ACM Int'l Symp Microarchitecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783715"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.11.006"},{"key":"ref12","year":"2017","journal-title":"OpenCAPI"},{"key":"ref8","author":"chandrasekar","year":"0","journal-title":"Drampower Open-source Dram Power & Energy Estimation Tool"},{"key":"ref7","author":"roewer","year":"2016","journal-title":"Con Tutto A Flexible Memory Interface in the OpenPOWER Ecosystem"},{"key":"ref2","first-page":"344","article-title":"C-based Behavioral Synthesis and Verification Analysis on Industrial Design Examples","author":"wakabayashi","year":"0","journal-title":"Proc IEEE\/ACM Asia and South Pacific Design Automation Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8013454\/08013455.pdf?arnumber=8013455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:35:14Z","timestamp":1642005314000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8013455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mm.2017.3211105","relation":{},"ISSN":["0272-1732"],"issn-type":[{"value":"0272-1732","type":"print"}],"subject":[],"published":{"date-parts":[[2017]]}}}