{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,12]],"date-time":"2025-09-12T18:18:14Z","timestamp":1757701094638},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/mm.2017.3711648","type":"journal-article","created":{"date-parts":[[2017,10,11]],"date-time":"2017-10-11T18:15:53Z","timestamp":1507745753000},"page":"32-42","source":"Crossref","is-referenced-by-count":9,"title":["NanoBridge-Based FPGA in High-Temperature Environments"],"prefix":"10.1109","volume":"37","author":[{"given":"Makoto","family":"Miyamura","sequence":"first","affiliation":[]},{"given":"Toshitsugu","family":"Sakamoto","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Bai","sequence":"additional","affiliation":[]},{"given":"Yukihide","family":"Tsuji","sequence":"additional","affiliation":[]},{"given":"Ayuka","family":"Morioka","sequence":"additional","affiliation":[]},{"given":"Ryusuke","family":"Nebashi","sequence":"additional","affiliation":[]},{"given":"Munehiro","family":"Tada","sequence":"additional","affiliation":[]},{"given":"Naoki","family":"Banno","sequence":"additional","affiliation":[]},{"given":"Koichiro","family":"Okamoto","sequence":"additional","affiliation":[]},{"given":"Noriyuki","family":"Iguchi","sequence":"additional","affiliation":[]},{"given":"Hiromitsu","family":"Hada","sequence":"additional","affiliation":[]},{"given":"Tadahiko","family":"Sugibayashi","sequence":"additional","affiliation":[]},{"given":"Yuya","family":"Nagamatsu","sequence":"additional","affiliation":[]},{"given":"Soichi","family":"Ookubo","sequence":"additional","affiliation":[]},{"given":"Takuma","family":"Shirai","sequence":"additional","affiliation":[]},{"given":"Fumihito","family":"Sugai","sequence":"additional","affiliation":[]},{"given":"Masayuki","family":"Inaba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2010.5686019"},{"key":"ref11","first-page":"172c","article-title":"Fabrication of a 3000-6-Input-LUTs Embedded and Block-Level Power-Gated Nonvolatile FPGA Chip Using p-MTJ-Based Logic-in-Memory Structure","author":"suzuki","year":"0","journal-title":"Proc IEEE Symp VLSI Circuit"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407711"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.1572964"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169070"},{"key":"ref15","article-title":"Feasibility Study for the Ultra-Low Energy Consumption, High Speed, Non-volatile Technology","author":"takeuchi","year":"0","journal-title":"Proc 28th Microelectronics Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2204263"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689088"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2572719"},{"key":"ref4","first-page":"302","article-title":"A Non-volatile Look-up Table Design Using PCM (Phase-Change Memory) Cells","author":"wen","year":"0","journal-title":"Symposium on VLSI Circuits (VLSIC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573364"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/Transducers.2013.6627282"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223636"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2460216.2460232"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2532099"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HUMANOIDS.2012.6651562"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref21","year":"0","journal-title":"MAX II CPLDs ” Intel"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8064994\/08064998.pdf?arnumber=8064998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:35:15Z","timestamp":1642005315000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":22,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mm.2017.3711648","relation":{},"ISSN":["0272-1732"],"issn-type":[{"value":"0272-1732","type":"print"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}