{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T13:31:55Z","timestamp":1765546315974},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/mm.2018.032271058","type":"journal-article","created":{"date-parts":[[2018,5,11]],"date-time":"2018-05-11T19:18:15Z","timestamp":1526066295000},"page":"20-31","source":"Crossref","is-referenced-by-count":16,"title":["Plasticine: A Reconfigurable Accelerator for Parallel Patterns"],"prefix":"10.1109","volume":"38","author":[{"given":"Raghu","family":"Prabhakar","sequence":"first","affiliation":[{"name":"Stanford University"}]},{"given":"Yaqi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"David","family":"Koeplinger","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Matt","family":"Feldman","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Tian","family":"Zhao","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Stefan","family":"Hadjis","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Ardavan","family":"Pedram","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University"}]},{"given":"Kunle","family":"Olukotun","sequence":"additional","affiliation":[{"name":"Stanford University"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Spatial: A Language and Compiler for Application Accelerators","author":"koeplinger","year":"2018","journal-title":"Proc ACM SIGPLAN Conf Programming Language Design and Implementation (PLDI)"},{"key":"ref11","author":"jones","year":"2014","journal-title":"Strategies in optimizing market positions for semiconductor vendors based on ip leverage ibs white paper"},{"key":"ref12","author":"mei","year":"2003","journal-title":"ADRES An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix"},{"key":"ref13","author":"govindaraju","year":"2012","journal-title":"DySER Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/307338.300982","article-title":"PipeRench: A Co\/Processor for Streaming Multimedia Acceleration","author":"goldstein","year":"1999","journal-title":"Proc 26th Ann Int l Symp Computer Architecture (ISCA)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168878"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref18","author":"taylor","year":"2002","journal-title":"The Raw Microprocessor A Computational Fabric for Software Circuits and General Purpose Programs"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1999.756035"},{"key":"ref4","author":"poon","year":"2005","journal-title":"A Detailed Power Model for Field-programmable Gate Arrays"},{"key":"ref3","author":"kuon","year":"2008","journal-title":"FPGA Architecture Survey and Challenges"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.23"},{"key":"ref5","author":"sujeeth","year":"2014","journal-title":"Delite A Compiler Architecture for Performance-Oriented Embedded Domain-Specific Languages"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927454"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872415"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8357988\/08357989.pdf?arnumber=8357989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T19:54:19Z","timestamp":1651694059000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":20,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mm.2018.032271058","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,5]]}}}