{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T08:52:58Z","timestamp":1709455978300},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/mm.2018.053631139","type":"journal-article","created":{"date-parts":[[2018,9,27]],"date-time":"2018-09-27T18:49:33Z","timestamp":1538074173000},"page":"32-40","source":"Crossref","is-referenced-by-count":1,"title":["Enabling Full Associativity with Memristive Address Decoder"],"prefix":"10.1109","volume":"38","author":[{"given":"Leonid","family":"Yavits","sequence":"first","affiliation":[{"name":"Technion – Israel Institute of Technology"}]},{"given":"Roman","family":"Kaplan","sequence":"additional","affiliation":[{"name":"Technion – Israel Institute of Technology"}]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[{"name":"Technion – Israel Institute of Technology"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"},{"key":"ref12","article-title":"Hybrid CMOS\/nanodevice circuits for high throughput pattern matching application","author":"alibart","year":"0","journal-title":"Conference on Adaptive Hardware and Systems"},{"key":"ref13","article-title":"1Mb $0.41 {\\mu}{\\mathrm{m}}$ 2 2T-2R cell nonvolatile TCAM with two-bit encoding and clocked self-referenced sensing","author":"li","year":"0","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1039\/c3nr00535f"},{"key":"ref15","article-title":"AP-DIMM: Associative Computing with STT-MRAM","author":"qing","year":"0","journal-title":"The 40th International Symposium on Computer Architecture"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1143\/APEX.2.023004","article-title":"Standby-power-free compact ternary content-addressable memory cell chip using magnetic tunnel junction devices","author":"matsunga","year":"2009","journal-title":"Applied Physics Express"},{"key":"ref17","article-title":"VaWiRAM: a variable width random access memory module","author":"john","year":"0","journal-title":"Ninth International Conference on VLSI Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref6","article-title":"Characterizing the TLB behavior of emerging parallel workloads on chip multiprocessors","author":"bhattacharjee","year":"0","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2277715"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref7","article-title":"Do-It-Yourself Virtual Memory Translation","author":"zang","year":"0","journal-title":"4th Annual International Symposium on Computer Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2670539"},{"key":"ref1","author":"campardo","year":"2015","journal-title":"VLSI-Design of Non-Volatile Memories"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2232946"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8474938\/08474950.pdf?arnumber=8474950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T19:59:58Z","timestamp":1651694398000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":17,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mm.2018.053631139","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}