{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:21:47Z","timestamp":1758892907045},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2018,11,1]]},"DOI":"10.1109\/mm.2018.2877290","type":"journal-article","created":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T20:13:36Z","timestamp":1542744816000},"page":"18-24","source":"Crossref","is-referenced-by-count":21,"title":["Galapagos: A Full Stack Approach to FPGA Integration in the Cloud"],"prefix":"10.1109","volume":"38","author":[{"given":"Naif","family":"Tarafdar","sequence":"first","affiliation":[{"name":"University of Toronto"}]},{"given":"Nariman","family":"Eskandari","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Varun","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Charles","family":"Lo","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Paul","family":"Chow","sequence":"additional","affiliation":[{"name":"University of Toronto"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Intel completes acquisition of altera","author":"clark","year":"2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056790"},{"key":"ref6","article-title":"Intel FPGA SDK for openCL","year":"0"},{"key":"ref11","article-title":"ADM-PCIE-8K5","year":"0"},{"key":"ref5","article-title":"Programmable abstactions","year":"0"},{"key":"ref8","year":"0"},{"key":"ref7","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.egypro.2015.07.178"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8584166\/08541106.pdf?arnumber=8541106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T19:52:21Z","timestamp":1651693941000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8541106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,1]]},"references-count":11,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2018.2877290","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,1]]}}}