{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T09:11:16Z","timestamp":1657789876697},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-009"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-001"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/mm.2019.2892195","type":"journal-article","created":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T19:50:07Z","timestamp":1551124207000},"page":"52-53","source":"Crossref","is-referenced-by-count":0,"title":["With New Memories Come New Challenges"],"prefix":"10.1109","volume":"39","author":[{"given":"Moinuddin","family":"Qureshi","sequence":"first","affiliation":[{"name":"Georgia University of Technology"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref3","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"0","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref6","article-title":"Architecting persistent memory systems","author":"kolli","year":"2017","journal-title":"Ph D Dissertation"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132404"},{"key":"ref1","first-page":"54","article-title":"STTRAM scaling and retention failures","volume":"17","author":"naemi","year":"2013","journal-title":"Intel Technol J"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8649695\/08649762.pdf?arnumber=8649762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:04Z","timestamp":1657746484000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8649762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":7,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mm.2019.2892195","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}