{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:16:35Z","timestamp":1766578595530},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2019,5,1]]},"DOI":"10.1109\/mm.2019.2910249","type":"journal-article","created":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T20:01:21Z","timestamp":1557345681000},"page":"110-117","source":"Crossref","is-referenced-by-count":3,"title":["Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom"],"prefix":"10.1109","volume":"39","author":[{"given":"Aniruddh","family":"Ramrakhyani","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634510"},{"key":"ref10","article-title":"Load-balanced routing in interconnection networks","author":"singh","year":"2005"},{"key":"ref6","first-page":"353","article-title":"Dimensional bubble flow control and fully adaptive routing in the 2-D mesh network on chip","volume":"i","author":"xiao","year":"2008","journal-title":"Proc IEEE\/IPIP Int Conf Embedded Ubiquitous Comput"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975291"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.19"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.44"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8709856\/08686194.pdf?arnumber=8686194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:18Z","timestamp":1657746378000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8686194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,1]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mm.2019.2910249","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5,1]]}}}