{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T12:31:55Z","timestamp":1780403515502,"version":"3.54.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ASCENT"},{"name":"CRISP"},{"name":"Joint University Microelectronics Program"},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1109\/mm.2019.2942978","type":"journal-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T20:55:46Z","timestamp":1573160146000},"page":"8-15","source":"Crossref","is-referenced-by-count":168,"title":["Back-End-of-Line Compatible Transistors for Monolithic 3-D Integration"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6044-5173","authenticated-orcid":false,"given":"Suman","family":"Datta","sequence":"first","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sourav","family":"Dutta","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4271-3071","authenticated-orcid":false,"given":"Benjamin","family":"Grisafe","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeff","family":"Smith","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Srivatsa","family":"Srinivasa","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huacheng","family":"Ye","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.828570"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.825195"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787562"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.810888"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2433954"},{"key":"ref7","first-page":"219","article-title":"World's first monolithic 3D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS","author":"naito","year":"2010","journal-title":"Symp VLSI Technol Digest Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1038\/nature22994","article-title":"Three-dimensional integration of nanotechnologies for computing and data storage on a single chip","volume":"547","author":"shulaker","year":"2017","journal-title":"Nature"},{"key":"ref1","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8894154\/08894183.pdf?arnumber=8894183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:04Z","timestamp":1657746484000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8894183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":11,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2019.2942978","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}