{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T04:17:46Z","timestamp":1784866666893,"version":"3.55.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000005","name":"U.S. Department of Defense","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1109\/mm.2019.2944335","type":"journal-article","created":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T03:21:03Z","timestamp":1569640863000},"page":"64-72","source":"Crossref","is-referenced-by-count":4,"title":["Analyzing the Monolithic Integration of a ReRAM-Based Main Memory Into a CPU's Die"],"prefix":"10.1109","volume":"39","author":[{"given":"Meenatchi","family":"Jagasivamani","sequence":"first","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Candace","family":"Walden","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Devesh","family":"Singh","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luyi","family":"Kang","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shang","family":"Li","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi","family":"Asnaashari","sequence":"additional","affiliation":[{"name":"Crossbar Incorporated"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sylvain","family":"Dubois","sequence":"additional","affiliation":[{"name":"Crossbar Incorporated"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donald","family":"Yeung","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Intel Optane Technology","year":"2017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref10","first-page":"239","article-title":"A novel archi. of the 3-D stacked MRAM L2 cache for CMPs","author":"sun","year":"2009","journal-title":"Proc IEEE 15th Int Symp High Perform Comput Archi"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2015.376","article-title":"Energy-efficient abundant-data computing: The N3XT 1,000x","volume":"48","author":"aly","year":"2015","journal-title":"Computer"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"ref5","article-title":"ReRAM Memory, Crossbar","year":"2017"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"625","DOI":"10.1038\/nmat3070","article-title":"A Fast, High-Endurance and Scalable Non-Volatile Memory Device Made from Asymmetric Ta2O5-x\/TaO2-x Bilayer Structures","volume":"10","author":"lee","year":"2011","journal-title":"Nature Mater"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240426"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"ref9","article-title":"Exploring design space of 3-D NVM and eDRAM caches using DESTINY tool","author":"mittal","year":"2015"},{"key":"ref1","first-page":"15:1","article-title":"Data tiering in heterogeneous memory systems","author":"dulloor","year":"0","journal-title":"Proc 11th Eur Conf Comput Syst"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/40\/8894154\/8851191-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8894154\/08851191.pdf?arnumber=8851191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:04Z","timestamp":1657746484000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8851191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2019.2944335","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}