{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T06:03:51Z","timestamp":1775455431104,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF 1317560"],"award-info":[{"award-number":["CCF 1317560"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1109\/mm.2019.2946489","type":"journal-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T20:55:46Z","timestamp":1573160146000},"page":"28-37","source":"Crossref","is-referenced-by-count":6,"title":["Recent Advances in Compute-in-Memory Support for SRAM Using Monolithic 3-D Integration"],"prefix":"10.1109","volume":"39","author":[{"given":"Zhixiao","family":"Zhang","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Fuzhou University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srivatsa","family":"Srinivasa","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akshay Krishna","family":"Ramanathan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838030"},{"key":"ref11","first-page":"12.6.1","article-title":"TSV-free FinFET-based monolithic 3D+-IC with computing-in-memory SRAM cell for intelligent IoT De-vices","author":"hsueh","year":"2017","journal-title":"IEEE Int Electron Devices Meeting Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614697"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776506"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2897497"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573407"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref3","first-page":"496","article-title":"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724593"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253413"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref9","first-page":"25.4.1","article-title":"Low-cost and TSV-free monolithic 3D-IC with heterogeneous integration of logic, memory and sensor analogy circuitry for internet of things","author":"wu","year":"2015","journal-title":"IEEE Int Electron Devices Meeting Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510705"},{"key":"ref22","first-page":"20.3.1","article-title":"Design technology co-optimization of 3D-monolithic standard cells and SRAM exploiting dynamic back-bias for ultra-low-voltage operation","author":"andrieu","year":"2017","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998205"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672058"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2787562"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2850322"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357057"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8894154\/08894208.pdf?arnumber=8894208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:04Z","timestamp":1657746484000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8894208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2019.2946489","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}