{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T17:37:35Z","timestamp":1790185055817,"version":"4.1.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2020,1,1]]},"DOI":"10.1109\/mm.2019.2950352","type":"journal-article","created":{"date-parts":[[2019,10,30]],"date-time":"2019-10-30T20:28:09Z","timestamp":1572467289000},"page":"15-24","source":"Crossref","is-referenced-by-count":33,"title":["A Bunch-of-Wires (BoW) Interface for Interchiplet Communication"],"prefix":"10.1109","volume":"40","author":[{"given":"Ramin","family":"Farjadrad","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Kuemerle","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bapi","family":"Vinnakota","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","first-page":"5","article-title":"A power and area efficient 2.5-16 Gbps gen 4 PCIe PHY in 10nm FinFET CMOS","author":"li","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref30","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref11","year":"2018"},{"key":"ref12","article-title":"High bandwidth memory (HBM) DRAM","year":"2018"},{"key":"ref13","year":"2018"},{"key":"ref14","article-title":"Common Electrical Interface—112G—XSR","year":"0"},{"key":"ref15","article-title":"High capacity on-package physical link considerations","author":"taylor","year":"2019","journal-title":"Hot Interconnect"},{"key":"ref16","year":"2019"},{"key":"ref17","article-title":"The open domain-specific architecture: A chiplet-based open architecture","year":"0"},{"key":"ref18","article-title":"Fan-out wafer level eWLB technology as an advanced system-inpackage solution","author":"lim","year":"2017","journal-title":"Proc IWLPD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2018.00018"},{"key":"ref28","article-title":"Kandou bus document: 16-lane femtoserdes PIPE Adapter","year":"2019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4071\/imaps.780287"},{"key":"ref27","article-title":"PHY interface for the PCI express, SATA, USB 3.1, DisplayPort and converged IO architectures, Version 5.2","year":"2019"},{"key":"ref3","first-page":"246","article-title":"Enabling high-performance heterogeneous integration via interface standards","volume":"2018","author":"olofsson","year":"2018","journal-title":"Proc IP Reuse Modular Des Int Symp Microelectron"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2018.8680869"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"ref8","article-title":"Xilinx 16 nm datacenter device family with in-package HBM and CCIX interconnect","author":"singh","year":"2017","journal-title":"HOTCHIPS"},{"key":"ref7","article-title":"MoChi architecture","year":"0"},{"key":"ref2","article-title":"Heterogeneous integration technology","author":"bayraktaroglu","year":"2017"},{"key":"ref9","article-title":"The impact of Moore's law ending","author":"bailey","year":"0"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575673"},{"key":"ref22","article-title":"A bunch of wires (BoW) interface for inter-chiplet communication","author":"farjad","year":"2019","journal-title":"Proc Hot Interconnects"},{"key":"ref21","first-page":"432","article-title":"A 1.2V 8 Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"lee","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref24","year":"0"},{"key":"ref23","article-title":"Bunch of Wires Interface Proposal, v0.7","author":"kuemerle","year":"2019"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref25","article-title":"Intel ODSA Workshop","author":"nagisetty","year":"2019"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8959236\/08887255.pdf?arnumber=8887255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:47Z","timestamp":1642003427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8887255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,1]]},"references-count":31,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mm.2019.2950352","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,1]]}}}