{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T19:16:12Z","timestamp":1773342972479,"version":"3.50.1"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100010686","name":"H2020 European Institute of Innovation and Technology","doi-asserted-by":"publisher","award":["671553"],"award-info":[{"award-number":["671553"]}],"id":[{"id":"10.13039\/100010686","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010686","name":"H2020 European Institute of Innovation and Technology","doi-asserted-by":"publisher","award":["754337"],"award-info":[{"award-number":["754337"]}],"id":[{"id":"10.13039\/100010686","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2020,1,1]]},"DOI":"10.1109\/mm.2019.2950655","type":"journal-article","created":{"date-parts":[[2019,10,31]],"date-time":"2019-10-31T21:47:22Z","timestamp":1572558442000},"page":"25-34","source":"Crossref","is-referenced-by-count":28,"title":["Toward FPGA-Based HPC: Advancing Interconnect Technologies"],"prefix":"10.1109","volume":"40","author":[{"given":"Joshua","family":"Lant","sequence":"first","affiliation":[]},{"given":"Javier","family":"Navaridas","sequence":"additional","affiliation":[]},{"given":"Mikel","family":"Lujan","sequence":"additional","affiliation":[]},{"given":"John","family":"Goodacre","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2407896"},{"key":"ref3","article-title":"The landscape of parallel computing research: A view from Berkeley","author":"asanovic","year":"2006","journal-title":"Dept Elect Eng and Comput Sci Univ"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847269"},{"key":"ref8","article-title":"FPGA floating point performance—A pencil and paper evaluation","author":"strenski","year":"2007","journal-title":"HPC Wire"},{"key":"ref7","first-page":"41","article-title":"Ultra-low latency communication channels for FPGA-based HPC cluster","volume":"63","author":"correa","year":"2018","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862649"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2172\/1172915"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/8959236\/08889391.pdf?arnumber=8889391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:47Z","timestamp":1642003427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8889391\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,1]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mm.2019.2950655","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,1]]}}}