{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:35:44Z","timestamp":1777106144843,"version":"3.51.4"},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2020,3,1]]},"DOI":"10.1109\/mm.2020.2974217","type":"journal-article","created":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T08:27:41Z","timestamp":1582014461000},"page":"45-52","source":"Crossref","is-referenced-by-count":75,"title":["The AMD \u201cZen 2\u201d Processor"],"prefix":"10.1109","volume":"40","author":[{"given":"David","family":"Suggs","sequence":"first","affiliation":[{"name":"Advanced Micro Devices Inc."}]},{"given":"Mahesh","family":"Subramony","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices Inc."}]},{"given":"Dan","family":"Bouvier","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices Inc."}]}],"member":"263","reference":[{"key":"ref4","article-title":"Speculation behavior in AMD microarchitectures","year":"2019"},{"key":"ref3","article-title":"Indirect branch control extension","year":"2019"},{"key":"ref5","article-title":"A case for (partially)-tagged geometric history length predictors","volume":"8","author":"seznec","year":"2006","journal-title":"J Instruction Level Parallelism"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref1","article-title":"Zen 2","volume":"31","author":"suggs","year":"2019","journal-title":"Hot Chips"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9042363\/09000513.pdf?arnumber=9000513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T20:07:27Z","timestamp":1651694847000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9000513\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,1]]},"references-count":5,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mm.2020.2974217","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3,1]]}}}