{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,7]],"date-time":"2025-08-07T09:10:29Z","timestamp":1754557829899,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Applications Driving Architectures Research Center"},{"name":"SRC"},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/mm.2020.2995809","type":"journal-article","created":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T21:01:50Z","timestamp":1589922110000},"page":"32-40","source":"Crossref","is-referenced-by-count":16,"title":["CHIPKIT: An Agile, Reusable Open-Source Framework for Rapid Test Chip Development"],"prefix":"10.1109","volume":"40","author":[{"given":"Paul N.","family":"Whatmough","sequence":"first","affiliation":[{"name":"Harvard University"}]},{"given":"Marco","family":"Donato","sequence":"additional","affiliation":[{"name":"Harvard University"}]},{"given":"Glenn G.","family":"Ko","sequence":"additional","affiliation":[{"name":"Harvard University"}]},{"given":"Sae Kyu","family":"Lee","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[{"name":"Harvard University"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 3 mm$^{2}$2 programmable Bayesian inference accelerator for unsupervised machine perception using parallel Gibbs sampling in 16nm","author":"ko","year":"2020","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref3","first-page":"34c","article-title":"A 16nm 25mm2 SoC with a 54.5× flexibility-efficiency range from dual-core Arm Cortex-A53 to eFPGA and cache-coherent accelerators","author":"whatmough","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465897"},{"article-title":"Enabling hardware accelerator and SoC design space exploration","year":"0","author":"venu","key":"ref6"},{"key":"ref11","article-title":"Synthesizing SystemVerilog: Busting the myth that SystemVerilog is only for verification","author":"sutherland","year":"0","journal-title":"Proc Synopsys Users Group Conf"},{"key":"ref5","first-page":"1","article-title":"The case for embedded scalable platforms","author":"carloni","year":"0","journal-title":"Proc 53nd ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref12","first-page":"1","article-title":"Basejump STL: SystemVerilog needs a standard template library for hardware design","author":"taylor","year":"0","journal-title":"Proc 55th ACM\/ESDA\/IEEE Des Autom Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref7","article-title":"SMAUG: End-to-end full-stack simulation infrastructure for deep learning workloads","author":"xi","year":"2019","journal-title":"arXiv 1912 04481"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2913098"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.50"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2841824"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9130972\/09096507.pdf?arnumber=9096507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T20:04:31Z","timestamp":1651694671000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9096507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mm.2020.2995809","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"type":"print","value":"0272-1732"},{"type":"electronic","value":"1937-4143"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}