{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:50:25Z","timestamp":1778604625476,"version":"3.51.4"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7856"],"award-info":[{"award-number":["FA8650-18-2-7856"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/mm.2020.2996145","type":"journal-article","created":{"date-parts":[[2020,5,20]],"date-time":"2020-05-20T20:56:49Z","timestamp":1590008209000},"page":"93-102","source":"Crossref","is-referenced-by-count":52,"title":["BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs"],"prefix":"10.1109","volume":"40","author":[{"given":"Daniel","family":"Petrisko","sequence":"first","affiliation":[{"name":"University of Washington"}]},{"given":"Farzam","family":"Gilani","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Mark","family":"Wyse","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Dai Cheol","family":"Jung","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Scott","family":"Davidson","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Paul","family":"Gao","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Chun","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Zahra","family":"Azad","sequence":"additional","affiliation":[{"name":"Boston University"}]},{"given":"Sadullah","family":"Canakci","sequence":"additional","affiliation":[{"name":"Boston University"}]},{"given":"Bandhav","family":"Veluri","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Tavio","family":"Guarino","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Ajay","family":"Joshi","sequence":"additional","affiliation":[{"name":"Boston University"}]},{"given":"Mark","family":"Oskin","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Michael Bedford","family":"Taylor","sequence":"additional","affiliation":[{"name":"University of Washington"}]}],"member":"263","reference":[{"key":"ref4","article-title":"The rocket chip generator","author":"asanovic","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref6","author":"hauser","year":"0","journal-title":"Berkeley HardFloat"},{"key":"ref5","article-title":"The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"celio","year":"0"},{"key":"ref8","article-title":"Basejump STL: SystemVerilog needs a standard template library for hardware design","author":"taylor","year":"0","journal-title":"Proc 55th Annu Design Autom Conf"},{"key":"ref7","first-page":"11","article-title":"Verilator: Fast, free, but for me?","author":"snyder","year":"2010"},{"key":"ref2","year":"0"},{"key":"ref9","article-title":"The RISC-V instruction set manual, volume i: Base user-level isa","author":"waterman","year":"2011"},{"key":"ref1","year":"0"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9130972\/09097398.pdf?arnumber=9097398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T20:04:57Z","timestamp":1651694697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9097398\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mm.2020.2996145","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}