{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T07:02:53Z","timestamp":1777100573387,"version":"3.51.4"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSERC\/Intel Industrial Research Chair in Programmable Silicon"},{"name":"NSERC CGS-D"},{"name":"Ontario Graduate Scholarships"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/mm.2020.2998435","type":"journal-article","created":{"date-parts":[[2020,5,28]],"date-time":"2020-05-28T20:52:45Z","timestamp":1590699165000},"page":"49-57","source":"Crossref","is-referenced-by-count":37,"title":["SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs"],"prefix":"10.1109","volume":"40","author":[{"given":"Kevin E.","family":"Murray","sequence":"first","affiliation":[{"name":"University of Toronto"}]},{"given":"Mohamed A.","family":"Elgammal","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Tim","family":"Ansell","sequence":"additional","affiliation":[{"name":"Google"}]},{"given":"Keith","family":"Rothman","sequence":"additional","affiliation":[{"name":"Google"}]},{"given":"Alessandro","family":"Comodi","sequence":"additional","affiliation":[{"name":"Antmicro"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689085"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00026"},{"key":"ref8","article-title":"Reconfigurable imaging (ReImagine)","year":"2016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.40"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"ref9","first-page":"367","article-title":"OpenFPGA: Complete open source framework for FPGA prototyping","author":"chauviere","year":"0","journal-title":"Proc Workshop Open Source Des Autom"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9130972\/09103284.pdf?arnumber=9103284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T20:04:14Z","timestamp":1651694654000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9103284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mm.2020.2998435","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}