{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,11]],"date-time":"2026-01-11T03:24:58Z","timestamp":1768101898243,"version":"3.49.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["826647"],"award-info":[{"award-number":["826647"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2021,3,1]]},"DOI":"10.1109\/mm.2020.3045564","type":"journal-article","created":{"date-parts":[[2020,12,17]],"date-time":"2020-12-17T21:14:28Z","timestamp":1608239668000},"page":"36-42","source":"Crossref","is-referenced-by-count":48,"title":["Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8194-6521","authenticated-orcid":false,"given":"Florian","family":"Zaruba","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9923-5031","authenticated-orcid":false,"given":"Fabian","family":"Schuiki","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3360307"},{"key":"ref3","article-title":"AI and compute","year":"2020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062889"},{"key":"ref6","article-title":"Fujitsu high performance CPU for the Post-K Computer","volume":"30","author":"yoshida","year":"2018","journal-title":"Proc Symp High Performance Chips"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"ref5","article-title":"Deep learning training at scale spring crest deep learning accelerator","volume":"31","author":"yang","year":"2019","journal-title":"Proc Symp High Performance Chips"},{"key":"ref8","article-title":"A 220GOPS 96-core processor with 6 chiplets 3D-stacked on an active interposer offering 0.6ns\/mm latency, 3TBit\/s\/mm2 inter-chiplet interconnects and 156mW\/mm2@82% Peak-Efficiency DC-DC Converters","author":"vivet","year":"2020","journal-title":"Proc IEEE Int Conf Solid-State Circuits"},{"key":"ref7","article-title":"NVIDIA Ampere GA102 GPU Architecture - The Ultimate Play","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987314"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9388768\/09296802.pdf?arnumber=9296802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:57Z","timestamp":1652194257000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9296802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,1]]},"references-count":11,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mm.2020.3045564","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3,1]]}}}