{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T21:36:55Z","timestamp":1784065015693,"version":"3.55.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/mm.2021.3114903","type":"journal-article","created":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T20:57:21Z","timestamp":1637614641000},"page":"78-88","source":"Crossref","is-referenced-by-count":22,"title":["Advances in Microprocessor Cache Architectures Over the Last 25 Years"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5383-9561","authenticated-orcid":false,"given":"Ravi","family":"Iyer","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-1079","authenticated-orcid":false,"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Illikkal","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9511-1296","authenticated-orcid":false,"given":"David","family":"Koufaty","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bhushan","family":"Chitlur","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Herdrich","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muhammad","family":"Khellah","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Karl","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585947"},{"key":"ref11","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888357"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434033"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref16","author":"mulnix","year":"0"},{"key":"ref17","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"ref3","article-title":"The new Intel Xeon scalable processor (formerly Skylake-SP)","author":"kumar","year":"2017","journal-title":"Proc Hot Chips 29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446102"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.23"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787314"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220434"},{"key":"ref9","article-title":"Compute express link","author":"sharma","year":"0"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9623381\/09623440.pdf?arnumber=9623440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:49Z","timestamp":1652194249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9623440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":17,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2021.3114903","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]}}}