{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T23:15:30Z","timestamp":1767827730930,"version":"3.49.0"},"reference-count":4,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2022,5,1]]},"DOI":"10.1109\/mm.2022.3152788","type":"journal-article","created":{"date-parts":[[2022,2,22]],"date-time":"2022-02-22T20:21:02Z","timestamp":1645561262000},"page":"7-12","source":"Crossref","is-referenced-by-count":25,"title":["The AMD Next-Generation \u201cZen 3\u201d Core"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4676-8018","authenticated-orcid":false,"given":"Mark","family":"Evers","sequence":"first","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, CA, USA"}]},{"given":"Leslie","family":"Barnes","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8937-1315","authenticated-orcid":false,"given":"Mike","family":"Clark","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Santa Clara, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","article-title":"AMD next generation \u2018Zen 3\u2019 core","author":"Evers","year":"2021","journal-title":"Proc. Hot Chips"},{"key":"ref2","article-title":"A case for (partially)-tagged geometric history length predictors","volume":"8","author":"Seznec","year":"2006","journal-title":"J. Instruct. Level Parallelism"},{"key":"ref3","article-title":"AMD64 architecture programmers manual, volumes 1-5"},{"key":"ref4","article-title":"AMD EPYCTM processor world records"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9779387\/09718180.pdf?arnumber=9718180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T22:58:45Z","timestamp":1705532325000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9718180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,1]]},"references-count":4,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mm.2022.3152788","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,1]]}}}