{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:03:58Z","timestamp":1780675438875,"version":"3.54.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2022,7,1]]},"DOI":"10.1109\/mm.2022.3163122","type":"journal-article","created":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T19:48:57Z","timestamp":1648583337000},"page":"69-77","source":"Crossref","is-referenced-by-count":9,"title":["Characterizing and Mitigating Soft Errors in GPU DRAM"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6537-2065","authenticated-orcid":false,"given":"Michael B.","family":"Sullivan","sequence":"first","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nirmal R.","family":"Saxena","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mike","family":"O'Connor","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul","family":"Racunas","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saurabh","family":"Hukerikar","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timothy","family":"Tsai","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8346-7981","authenticated-orcid":false,"given":"Siva Kumar Sastry","family":"Hari","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"AMD graphics cores next (GCN) architecture","year":"2012"},{"key":"ref2","article-title":"Measurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductor devices","volume-title":"JESD89A","year":"2006"},{"key":"ref3","article-title":"High bandwidth memory (HBM) DRAM","volume-title":"JESD235A","year":"2015"},{"key":"ref4","article-title":"High bandwidth memory DRAM (HBM3)","volume-title":"JESD238","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1021\/1\/012037"},{"key":"ref6","article-title":"Think you\u2019re in your car more? You\u2019re right. Americans spend 70 billion hours behind the wheel","author":"Gross","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3117150"},{"key":"ref8","article-title":"ISO 26262-9:2011 preview road vehicles functional safety","year":"2011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref10","article-title":"NVIDIA Tesla P100-The most advanced data center accelerator ever built featuring pascal GP100, the world\u2019s fastest GPU","year":"2016"},{"key":"ref11","article-title":"NVIDIA A100 tensor core GPU architecture: Unprecedented acceleration at every scale","year":"2020"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056044"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9810878\/09744333.pdf?arnumber=9744333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:29:47Z","timestamp":1705537787000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9744333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,1]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mm.2022.3163122","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,1]]}}}