{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:46:03Z","timestamp":1775231163019,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Intel"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1845952"],"award-info":[{"award-number":["1845952"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1723715"],"award-info":[{"award-number":["1723715"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7863"],"award-info":[{"award-number":["FA8650-18-2-7863"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2022,9,1]]},"DOI":"10.1109\/mm.2022.3184867","type":"journal-article","created":{"date-parts":[[2022,6,21]],"date-time":"2022-06-21T19:46:43Z","timestamp":1655840803000},"page":"41-48","source":"Crossref","is-referenced-by-count":28,"title":["Performance Left on the Table: An Evaluation of Compiler Autovectorization for RISC-V"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1126-5920","authenticated-orcid":false,"given":"Neil","family":"Adit","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0837-8924","authenticated-orcid":false,"given":"Adrian","family":"Sampson","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref2","article-title":"Working draft of the proposed RISC-V V vector extension","year":"2021"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133997"},{"key":"ref5","first-page":"2","article-title":"Outer-loop vectorization: Revisited for short simd architectures","volume-title":"Proc. Int. Conf. Parallel Archit. Compilation Techn.","author":"Nuzman","year":"2008"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.68"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1988.44642"},{"key":"ref8","article-title":"An investigation of compiler vectorization on current and next-generation Intel processors using benchmarks and Sandia\u2019s Sierra applications","author":"Rajan","year":"2015","journal-title":"Cray User Group"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62932-2_13"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3356842"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS48598.2019.9188238"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-57675-2_7"},{"key":"ref13","article-title":"The LLVM compiler infrastructure","year":"2022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618831"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3422667"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446707"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462176"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/40\/9891811\/9802745-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9891811\/09802745.pdf?arnumber=9802745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T04:56:36Z","timestamp":1706763396000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9802745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,1]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mm.2022.3184867","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9,1]]}}}