{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T09:08:29Z","timestamp":1781255309050,"version":"3.54.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2022,11,1]]},"DOI":"10.1109\/mm.2022.3198321","type":"journal-article","created":{"date-parts":[[2022,8,19]],"date-time":"2022-08-19T19:37:40Z","timestamp":1660937860000},"page":"76-87","source":"Crossref","is-referenced-by-count":30,"title":["ML-HW Co-Design of Noise-Robust TinyML Models and Always-On Analog Compute-in-Memory Edge Accelerator"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0093-6469","authenticated-orcid":false,"given":"Chuteng","family":"Zhou","sequence":"first","affiliation":[{"name":"Arm Research, Boston, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fernando Garc\u00eda","family":"Redondo","sequence":"additional","affiliation":[{"name":"Arm Research, Cambridge, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julian","family":"B\u00fcchel","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4255-8622","authenticated-orcid":false,"given":"Irem","family":"Boybat","sequence":"additional","affiliation":[{"name":"IBM Research, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xavier Timoneda","family":"Comas","sequence":"additional","affiliation":[{"name":"IBM Research, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S. R.","family":"Nandakumar","sequence":"additional","affiliation":[{"name":"IBM Research, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4123-8600","authenticated-orcid":false,"given":"Shidhartha","family":"Das","sequence":"additional","affiliation":[{"name":"Arm Research, Cambridge, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5603-5243","authenticated-orcid":false,"given":"Abu","family":"Sebastian","sequence":"additional","affiliation":[{"name":"IBM Research, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1600-6151","authenticated-orcid":false,"given":"Manuel","family":"Le Gallo","sequence":"additional","affiliation":[{"name":"IBM Research, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1865-6492","authenticated-orcid":false,"given":"Paul N.","family":"Whatmough","sequence":"additional","affiliation":[{"name":"Arm Research, Boston, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2020-1864"},{"key":"ref2","first-page":"517","article-title":"MicroNets: Neural network architectures for deploying tinyML applications on commodity microcontrollers","volume":"3","author":"Banbury","year":"2021","journal-title":"Proc. Mach. Learn. Syst."},{"key":"ref3","article-title":"Visual wake words data set","author":"Chowdhery","year":"2019"},{"key":"ref4","article-title":"Speech commands: A data set for limited-vocabulary speech recognition","author":"Warden","year":"2018"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref6","first-page":"1","article-title":"Hermes core\u2013a 14 nm CMOS and PCM-based in-memory compute core using an array of 300 ps\/LSB linearized CCO-based ADCs and local digital processing","volume-title":"Proc. Symp. VLSI Circuits","author":"Khaddam-Aljameh","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref8","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"Howard","year":"2017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371990"},{"key":"ref11","article-title":"AnalogNets: ML-HW co-design of noise-robust TinyML models and always-on analog compute-in-memory accelerator","author":"Zhou","year":"2021"},{"key":"ref12","article-title":"Efficientnetv2: Smaller models and faster training","author":"Tan","year":"2021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT45174.2021.9517787"},{"key":"ref14","article-title":"Estimating or propagating gradients through stochastic neurons for conditional computation","author":"Bengio","year":"2013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN48605.2020.9206822"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3073255"},{"key":"ref17","article-title":"A thousand ways to pack the bin \u2013 A practical approach to two-dimensional rectangle bin packing","author":"Jyl\u00e4nki","year":"2010"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703445"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3029586"},{"key":"ref20","first-page":"C120","article-title":"A 5.1pj\/neuron 127.3us\/inference rnn-based speech recognition processor using 16 computing-in-memory sram macros in 65 nm CMOS","volume-title":"Proc. Symp. VLSI Circuits","author":"Guo","year":"2019"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9933375\/09855854.pdf?arnumber=9855854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T20:12:38Z","timestamp":1736367158000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9855854\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,1]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2022.3198321","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11,1]]}}}