{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T04:17:48Z","timestamp":1784866668437,"version":"3.55.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2022,11,1]]},"DOI":"10.1109\/mm.2022.3202350","type":"journal-article","created":{"date-parts":[[2022,8,29]],"date-time":"2022-08-29T21:40:02Z","timestamp":1661809202000},"page":"25-38","source":"Crossref","is-referenced-by-count":43,"title":["Accelerating Neural Network Inference With Processing-in-DRAM: From the Edge to the Cloud"],"prefix":"10.1109","volume":"42","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1557-4819","authenticated-orcid":false,"given":"Geraldo F.","family":"Oliveira","sequence":"first","affiliation":[{"name":"ETH Zürich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6514-1571","authenticated-orcid":false,"given":"Juan","family":"Gomez-Luna","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9138-0613","authenticated-orcid":false,"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana–Champaign, Urbana, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amirali","family":"Boroumand","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref2","article-title":"Edge TPU"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref6","article-title":"A modern primer on processing in memory","volume-title":"Emerging Computing: From Devices to Systems\u2014Looking Beyond Moore and Von Neumann.","author":"Mutlu","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3508041"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"ref11","article-title":"Benchmarking a new paradigm: An experimental analysis of a real processing-in-memory architecture","author":"G\u00f3mez-Luna","year":"2021"},{"key":"ref12","first-page":"1","article-title":"184QPS\/W 64Mb\/mm2 3D logic-to-DRAM hybrid bonding with process-near-memory engine for recommendation system","volume-title":"Proc. Int. Solid-State Circuits Conf.","author":"Niu","year":"2022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317984"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref22","article-title":"Buddy-RAM: Improving the performance and efficiency of bulk bitwise operations using DRAM","author":"Seshadri","year":"2016"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3369391"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/9933375\/09869326.pdf?arnumber=9869326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T02:02:21Z","timestamp":1706061741000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9869326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,1]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mm.2022.3202350","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11,1]]}}}