{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:22:53Z","timestamp":1773840173970,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2023,3,1]]},"DOI":"10.1109\/mm.2023.3237756","type":"journal-article","created":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T18:52:19Z","timestamp":1673981539000},"page":"39-47","source":"Crossref","is-referenced-by-count":15,"title":["Dynamic Capacity Service for Improving CXL Pooled Memory Efficiency"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9940-072X","authenticated-orcid":false,"given":"Minho","family":"Ha","sequence":"first","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0257-3801","authenticated-orcid":false,"given":"Junhee","family":"Ryu","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"given":"Jungmin","family":"Choi","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"given":"Kwangjin","family":"Ko","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"given":"Sunwoong","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"given":"Sungwoo","family":"Hyun","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5821-6803","authenticated-orcid":false,"given":"Donguk","family":"Moon","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1110-9971","authenticated-orcid":false,"given":"Byungil","family":"Koh","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"given":"Hokyoon","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"given":"Myoungseo","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"given":"Hoshik","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2319-9449","authenticated-orcid":false,"given":"Kyoung","family":"Park","sequence":"additional","affiliation":[{"name":"SK hynix Inc., Icheon, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2017.05.042"},{"key":"ref2","article-title":"Compute Express Link\u2122(CXL\u2122): Memory challenges and CXL solutions","author":"Petersen","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555789"},{"key":"ref4","first-page":"1","article-title":"CXL memory challenges","volume-title":"Proc. HotChips","author":"Chauhan","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"ref6","article-title":"Compute Express Link specification revision 3.0","year":"2022"},{"key":"ref7","first-page":"287","article-title":"Direct access,{High-Performance} memory disaggregation with {DirectCXL},","volume-title":"Proc. USENIX Annu. Tech. Conf.","author":"Gouk","year":"2022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507762"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446713"},{"key":"ref10","first-page":"1","article-title":"CXL overview and evolution","volume-title":"Proc. Hot Chips","author":"Agarwal","year":"2022"},{"key":"ref11","article-title":"Elastic CXL memory solution: SK hynix advanced research project","volume-title":"Flash Memory Summit","author":"Choi","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3045768"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/10063988\/10018865.pdf?arnumber=10018865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T07:54:27Z","timestamp":1707810867000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10018865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,1]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mm.2023.3237756","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,1]]}}}