{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:42:50Z","timestamp":1768030970230,"version":"3.49.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/mm.2023.3328832","type":"journal-article","created":{"date-parts":[[2023,11,10]],"date-time":"2023-11-10T18:57:53Z","timestamp":1699642673000},"page":"50-59","source":"Crossref","is-referenced-by-count":2,"title":["Pipelined and Partitionable Forward Error Correction and Cyclic Redundancy Check Circuitry Implementation for PCI Express 6.0 and Compute Express Link 3.0"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1530-7788","authenticated-orcid":false,"given":"Debendra Das","family":"Sharma","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swadesh","family":"Choudhary","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.3039925"},{"key":"ref2","volume-title":"PCI express\u00ae base specification revision 6.0, version 1.0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2021.3137807"},{"key":"ref4","volume-title":"B&B Electronics"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/mc.1980.1653522"},{"key":"ref6","volume-title":"AN 835: PAM4 Signaling Fundamentals","year":"2019"},{"key":"ref7","article-title":"100+ Gb\/s Ethernet forward error correction (FEC) analysis","volume-title":"Signal Integrity J.","author":"Liu","year":"2019"},{"key":"ref8","volume-title":"FEC Options for Extended Reach of 50\/200\/400GbE","author":"Wang"},{"key":"ref9","volume-title":"Compute express link 3.0 specification"},{"key":"ref10","volume-title":"Error Control Coding: Fundamentals and Applications","author":"Lin","year":"1983"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/hoti59126.2023"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/40\/10490440\/10315013.pdf?arnumber=10315013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T19:34:01Z","timestamp":1712691241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10315013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":11,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mm.2023.3328832","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}