{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T12:37:41Z","timestamp":1769171861955,"version":"3.49.0"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/mm.2024.3524130","type":"journal-article","created":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T19:31:24Z","timestamp":1735673484000},"page":"9-15","source":"Crossref","is-referenced-by-count":2,"title":["Disaggregated Designs: Technology Challenges and Enablers"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-7691-8241","authenticated-orcid":false,"given":"Boyd","family":"Phelps","sequence":"first","affiliation":[{"name":"Silicon Solutions Group, Cadence, San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1724-5958","authenticated-orcid":false,"given":"Arif","family":"Khan","sequence":"additional","affiliation":[{"name":"Silicon Solutions Group, Cadence, San Jose, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2019.8875685"},{"key":"ref2","article-title":"IP and technology scaling beyond 5nm","volume-title":"Des. Automat. Conf. (DAC)","author":"Ranganathan","year":"2024"},{"key":"ref3","article-title":"Mixed foundry chiplets: Opportunities and challenge - opportunities and pitfalls for a nascent chiplet economy","volume-title":"Int. Solid-State Circuits Conf. (ISSCC)","author":"Phelps","year":"2024"},{"key":"ref4","volume-title":"Ponte Vecchio","author":"Blythe","year":"2021"},{"key":"ref5","volume-title":"AMDs next GPU is a 3D-integrated superchip","author":"Moore","year":"2023"},{"key":"ref6","volume-title":"A chiplet marketplace for next-generation performance","year":"2024"},{"key":"ref7","volume-title":"Interop shift left: Using pre-silicon simulation for emerging standards","author":"James","year":"2021"},{"key":"ref8","volume-title":"AMBA CHI chip-to-chip (C2C) architecture specification","year":"2024"},{"key":"ref9","volume-title":"Amaras Law and its place in the future of tech","author":"Lin","year":"2024"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/40\/10916411\/10818770.pdf?arnumber=10818770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,7]],"date-time":"2025-03-07T18:39:34Z","timestamp":1741372774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10818770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mm.2024.3524130","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}