{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T06:15:07Z","timestamp":1773382507168,"version":"3.50.1"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/mm.2025.3558407","type":"journal-article","created":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T17:43:51Z","timestamp":1744134231000},"page":"15-21","source":"Crossref","is-referenced-by-count":2,"title":["Lunar Lake an Intel Mobile Processor: SoC Architecture Overview (2024)"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7295-1987","authenticated-orcid":false,"given":"Nadav","family":"Bonen","sequence":"first","affiliation":[{"name":"Intel Corporation, Haifa, Isreal"}]},{"given":"Arik","family":"Gihon","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Isreal"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6676-407X","authenticated-orcid":false,"given":"Leon","family":"Polishuk","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Isreal"}]},{"given":"Yoni","family":"Aizik","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Isreal"}]},{"given":"Yulia","family":"Okunev","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Isreal"}]},{"given":"Tsvika","family":"Kurts","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Isreal"}]},{"given":"Nithiyanandan","family":"Bashyam","sequence":"additional","affiliation":[{"name":"Intel Corporation, Haifa, Isreal"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19573.2019.8993637"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3546591.3547532"},{"key":"ref3","volume-title":"What is intel thread director","year":"2023"},{"key":"ref4","volume-title":"2024 Intel tech tour: Next gen P-core - The lion cove microarchitecture","year":"2024"},{"key":"ref5","volume-title":"2024 Intel tech tour: Xe2 and Lunar Lakes GPU","year":"2024"},{"key":"ref6","volume-title":"2024 Intel tech tour: LNL AI hardware accelerators","year":"2024"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/40\/11072002\/10957831.pdf?arnumber=10957831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T17:49:58Z","timestamp":1751910598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10957831\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":6,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mm.2025.3558407","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}