{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T08:21:16Z","timestamp":1768810876997,"version":"3.49.0"},"reference-count":4,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Micro"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/mm.2025.3568807","type":"journal-article","created":{"date-parts":[[2025,5,12]],"date-time":"2025-05-12T17:44:21Z","timestamp":1747071861000},"page":"8-14","source":"Crossref","is-referenced-by-count":3,"title":["Qualcomm Oryon CPU in Snapdragon X Elite: Micro-Architecture and Design"],"prefix":"10.1109","volume":"45","author":[{"given":"Gerard","family":"Williams","sequence":"first","affiliation":[{"name":"Qualcomm, Inc., San Diego, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6772-8659","authenticated-orcid":false,"given":"Pradeep","family":"Kanapathipillai","sequence":"additional","affiliation":[{"name":"Qualcomm, Inc., San Diego, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Snapdragon X Elite Qualcomm Oryon CPU: Design & architecture overview","volume-title":"Proc. IEEE Symp. High Perform. Comput. Archit. (Hot Chips)","author":"Williams","year":"2024"},{"key":"ref2","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2003"},{"key":"ref3","volume-title":"Modern Processor Design: Fundamentals of Superscalar Processors","author":"Shen","year":"2005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.710872"}],"container-title":["IEEE Micro"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/40\/11072002\/11002606.pdf?arnumber=11002606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T17:49:55Z","timestamp":1751910595000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11002606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":4,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mm.2025.3568807","relation":{},"ISSN":["0272-1732","1937-4143"],"issn-type":[{"value":"0272-1732","type":"print"},{"value":"1937-4143","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}