{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T12:32:08Z","timestamp":1768393928353,"version":"3.49.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T00:00:00Z","timestamp":1758412800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T00:00:00Z","timestamp":1758412800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,21]]},"DOI":"10.1109\/mmsp64401.2025.11324146","type":"proceedings-article","created":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T20:55:15Z","timestamp":1768337715000},"page":"42-47","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Accelerated One-Sided Box Filter for Edge-Preserving Image Processing"],"prefix":"10.1109","author":[{"given":"Yongfei","family":"Guo","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences,Changchun Institute of Optics, Fine Mechanics and Physics,Changchun,China"}]},{"given":"Xudong","family":"Niu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Changchun Institute of Optics, Fine Mechanics and Physics,Changchun,China"}]},{"given":"Chizhi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Changchun Institute of Optics, Fine Mechanics and Physics,Changchun,China"}]},{"given":"Yuanhao","family":"Gong","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Changchun Institute of Optics, Fine Mechanics and Physics,Changchun,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2572"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/asid52932.2021.9651710"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tip.2019.2908778"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tpami.2016.2622698"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11220-020-00286-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tla.2020.9085289"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2024.3361561"},{"key":"ref8","article-title":"High performance self modifying on-the-fly alterable logic fpga, architecture and method","author":"Chatter","year":"1998"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/sdtp.17271"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/289517"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15549-9_1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00896"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/access.2025.3555434"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2019.2941326"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2021.3102575"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2022.3214219"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sigpro.2022.108862"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP51287.2024.10647971"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2024.3454153"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tci.2025.3572286"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3528637"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/tcsvt.2018.2866866"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/icip46576.2022.9897816"}],"event":{"name":"2025 IEEE International Workshop on Multimedia Signal Processing (MMSP)","location":"Beijing, China","start":{"date-parts":[[2025,9,21]]},"end":{"date-parts":[[2025,9,23]]}},"container-title":["2025 IEEE International Workshop on Multimedia Signal Processing (MMSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11324077\/11324018\/11324146.pdf?arnumber=11324146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T07:16:39Z","timestamp":1768374999000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11324146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,21]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/mmsp64401.2025.11324146","relation":{},"subject":[],"published":{"date-parts":[[2025,9,21]]}}}