{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:21:34Z","timestamp":1730283694645,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/mocast.2017.7937623","type":"proceedings-article","created":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T16:22:12Z","timestamp":1496334132000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Designing Moore FSM with extended class codes"],"prefix":"10.1109","author":[{"given":"Kamil","family":"Mielcarek","sequence":"first","affiliation":[]},{"given":"Alexander","family":"Barkalov","sequence":"additional","affiliation":[]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.07.004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10559-012-9410-2"},{"journal-title":"International Workshop on logic synthesis benchmark suite (LGSynth93)","year":"1993","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF02911262"},{"key":"ref15","article-title":"SIS: a system for sequential circuit synthesis","author":"sentowich","year":"1992","journal-title":"University of California at Berkeley Technical report"},{"key":"ref16","first-page":"502","article-title":"FPGA-based decomposition of boolean functions. algorithms and implementation","author":"nowicka","year":"1999","journal-title":"Proc of Sixth International Conference on Advanced Computer Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.06.004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04309-3"},{"journal-title":"Altera","year":"0","key":"ref6"},{"key":"ref5","volume":"38","author":"barkalov","year":"2015","journal-title":"Logic synthesis for FPGA-based Finite State Machines ser Studies in Systems Decision and Control"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2016.7495105"},{"journal-title":"Xilinx","year":"0","key":"ref7"},{"journal-title":"Synthesis and Optimization of DigitalCircuits","year":"1994","author":"micheli","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2692-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2016.7495106"}],"event":{"name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2017,5,4]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2017,5,6]]}},"container-title":["2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7934471\/7937608\/07937623.pdf?arnumber=7937623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:42:23Z","timestamp":1506980543000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7937623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mocast.2017.7937623","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}