{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:52:08Z","timestamp":1729641128370,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/mocast.2017.7937647","type":"proceedings-article","created":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T20:22:12Z","timestamp":1496348532000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Code sharing in CPLD-based Moore FSMs"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[]},{"given":"Jacek","family":"Bieganowski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"647","DOI":"10.2478\/v10006-009-0052-0","article-title":"Synthesis of finite state machines for cplds","volume":"19","author":"czerwi?ski","year":"2009","journal-title":"International Journal of Applied Mathematics and Computer Science"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.4938879"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3182\/20130925-3-CZ-3023.00063"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.21834"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25704"},{"key":"ref15","article-title":"Logic synthesis and optimization benchmarks user guide","author":"yang","year":"1991","journal-title":"Rep Microelectronics Center of North Carolina"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-04309-3","volume":"53","author":"barkalov","year":"2009","journal-title":"Logic Synthesis for FSM-based Control Units ser Lecture Notes in Electrical Engineering"},{"key":"ref17","volume":"17","author":"bieganowski","year":"2011","journal-title":"Synthesis of Microprogram Control Units Oriented Toward Decreasing the Number of Macrocells of Addressing Circuit ser LNCCS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269007"},{"journal-title":"Digital Systems Design with FPGAs","year":"2008","author":"grout","key":"ref3"},{"journal-title":"Altera Corp Homepage","year":"2016","key":"ref6"},{"journal-title":"Xilinx corp homepage","year":"2016","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2478\/v10006-010-0027-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2478\/v10006-007-0046-8"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-36166-1","author":"czerwi?ski","year":"2013","journal-title":"Finite State Machine Logic Synthesis for Complex Programmable Logic Devices"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2692-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614500868"}],"event":{"name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2017,5,4]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2017,5,6]]}},"container-title":["2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7934471\/7937608\/07937647.pdf?arnumber=7937647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T11:40:39Z","timestamp":1569411639000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7937647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/mocast.2017.7937647","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}