{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:21:39Z","timestamp":1730283699837,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/mocast.2017.7937663","type":"proceedings-article","created":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T16:22:12Z","timestamp":1496334132000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Loop pipelining in high-level synthesis with CCC"],"prefix":"10.1109","author":[{"given":"Georgios","family":"Dimitriou","sequence":"first","affiliation":[]},{"given":"Michael","family":"Dossis","sequence":"additional","affiliation":[]},{"given":"Georgios","family":"Stamoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Loop Shifting and Compaction for the High-Level Synthesis of Designs with Complex Control Flow","author":"gupta","year":"2003","journal-title":"Center for Embedded Computer Systems Technical Report #03–14 University of California at Irvine"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027087"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228270"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.27"},{"journal-title":"Coupling Loop Transformations and High-Level Synthesis","year":"2008","author":"plesco","key":"ref5"},{"key":"ref12","article-title":"Experimenting with a High-Level Synthesis System Front End","author":"dimitriou","year":"0","journal-title":"PACET 2015 Ioannina May 2015 also to appear in Journal of Engineering Science and Technology Review"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.386007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"key":"ref1","first-page":"929","volume":"2","author":"dossis","year":"2011","journal-title":"A Formal Design Framework to Generate Coprocessors with Implementation Options"}],"event":{"name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2017,5,4]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2017,5,6]]}},"container-title":["2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7934471\/7937608\/07937663.pdf?arnumber=7937663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T11:50:22Z","timestamp":1497441022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7937663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mocast.2017.7937663","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}